len0rd/rockbox
1
0
Fork 1
mirror of https://github.com/Rockbox/rockbox.git synced 2025-10-13 10:07:38 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

libsetjmp: fix unpredictable behavior warning on ARM Cortex-M

Browse source 
GAS warns about unpredictable behavior of "ldr sp, [a1], #4"
that exists on Cortex-M3 (errata 752419) but this warning is
incorrectly issued on other cores too (eg, Cortex-M7).

Since the fix is just one extra instruction we may as well
apply the workaround for all Cortex-M targets.

Change-Id: I0c2aa46837f776d67d0236b627af1572aa5ab307
This commit is contained in:
Aidan MacDonald 2024-11-14 17:22:46 +00:00
parent 6ea328f0f1
commit c249dea2b7
1 changed files with 12 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

13
lib/libsetjmp/arm/setjmp.S
View file

@ -151,7 +151,18 @@ SYM (\name):
/* Restore the registers, retrieving the state when setjmp() was called. */
#ifdef __thumb2__
ldmfd a1!, { v1-v7, fp, ip, lr }
ldr sp, [a1],#+4
#if __ARM_ARCH_PROFILE == 'M'
/*
* Errata 752419: Interrupted loads to SP can cause erroneous behaviour
* Apply the suggested workaround of loading to an intermediate register
* and then moving into sp. This only affects Cortex-M3 but a warning is
* issued by the assembler for all armv7-m targets with binutils 2.38.
*/
ldr a3, [a1], #4
mov sp, a3
#else
ldr sp, [a1], #4
#endif
#else
ldmfd a1!, { v1-v7, fp, ip, sp, lr }
#endif