mirror of
https://github.com/Rockbox/rockbox.git
synced 2026-10-10 08:03:04 -04:00
On ARMv5E and later the fixed-phase FIR cycles at 8, 12 and 16 kHz load two samples a word and take two coefficients a word from a literal pool; smla<x><y> picks the halves, so an odd-aligned window costs nothing. Outputs are paired as two interleaved accumulator chains. The FIR buffer is now word aligned. Generated by silk/arm/gen_resampler_armv5e.py. Bit-exact; OPUS_ARM_NO_SILK_ASM disables it, and config.h sets that on M-profile cores. Measured on the Clip+, silk_5.opus (WB SILK): 20.93 -> 15.84 MHz, -24.3%. Co-Authored-By: Claude Opus 5.5 <noreply@anthropic.com> Change-Id: Ibec71fd52542f768f22e2970c9f8c45118c708b9 |
||
|---|---|---|
| .. | ||
| arm_support | ||
| fixedpoint | ||
| libsetjmp | ||
| microtar | ||
| mipsunwinder | ||
| rbcodec | ||
| skin_parser | ||
| tlsf | ||
| unwarminder | ||
| utf8proc | ||