tianmc1
|
176f1cae02
|
[AUTO][RELEASE]: Bump file header version to "202107.00"
|
2021-07-24 00:32:35 +00:00 |
|
Archit Aggarwal
|
971a6e1d22
|
Merge FreeRTOS 202104.00 to main (#585)
|
2021-04-29 14:53:40 -07:00 |
|
Joseph Julicher
|
da9b9a800d
|
[AUTO][RELEASE]: Bump file header version to "202012.00"
|
2020-12-15 11:50:37 -07:00 |
|
David Chalco
|
07f3cbafee
|
[AUTO][RELEASE]: Bump file header version to "202011.00"
|
2020-11-10 14:45:34 -08:00 |
|
Cobus van Eeden
|
d5862dbe01
|
Sync back V10.4.1 (#282)
* Move Kernel submodule pointer to 10.4.1
* Update version number to V10.4.1 (#281)
|
2020-09-17 17:16:33 -07:00 |
|
David Chalco
|
89d475e9b1
|
Update Version number to 10.4.0 (#237)
|
2020-09-10 19:40:24 -07:00 |
|
Yuhui.Zheng
|
589dd9f149
|
Update version number in readiness for V10.3.0 release. Sync SVN with reviewed release candidate.
|
2020-02-07 20:14:50 +00:00 |
|
Richard Barry
|
d2914041f8
|
Update the GCC and IAR SiFive HiFive rev-b demos to use the new configMTIME_BASE_ADDRESS and configMTIMECMP_BASE_ADDRESS constants in place of the deprecated configCLINT_BASE_ADDRESS constant.
Update the IAR RISC-V HiFive demo to use the latest IAR Embedded Workbench version.
|
2020-01-09 02:28:45 +00:00 |
|
Richard Barry
|
0a29d350b1
|
Renamed RISC-V_RV32_SiFive_HiFive1_IAR directory to RISC-V_RV32_SiFive_HiFive1-RevB_IAR as it targets the RevB hardware.
|
2020-01-01 22:38:23 +00:00 |
|