len0rd/FreeRTOS-Kernel
1
0
Fork 0
mirror of https://github.com/FreeRTOS/FreeRTOS-Kernel.git synced 2025-08-18 09:08:33 -04:00
Code Issues Projects Releases Packages Wiki Activity

Re-org of RISC-V file structure and naming step 2.

Browse source
This commit is contained in:
Richard Barry 2018-12-30 23:53:47 +00:00
parent 818eeccc0c
commit e2af102c80
8 changed files with 114 additions and 85 deletions
Download patch file Download diff file Expand all files Collapse all files

6
FreeRTOS/Demo/RISC-V_Renode_Emulator_SoftConsole/Microsemi_Code/riscv_hal/entry.S
View file

@ -24,7 +24,7 @@
#endif
.section .text.entry
.extern vFreeRTOSPortTrapHandler
.extern freertos_risc_v_trap_handler
.globl _start
_start:
@ -34,10 +34,10 @@ nmi_vector:
j nmi_vector
trap_vector:
j vFreeRTOSPortTrapHandler
j freertos_risc_v_trap_handler
handle_reset:
la t0, vFreeRTOSPortTrapHandler
la t0, freertos_risc_v_trap_handler
csrw mtvec, t0
csrwi mstatus, 0
csrwi mie, 0