devs/foxbox
1
0
Fork 0
forked from len0rd/rockbox
Code Pull requests Activity

Fix typo in MIPS cache discard

Browse source 
Change-Id: I6a06e5f3098324d985bd59322755cd68122ec0bf
This commit is contained in:
Aidan MacDonald 2021-03-04 19:38:14 +00:00
parent cbace906c6
commit fb99d890a8
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
firmware/target/mips/mmu-mips.c
View file

@ -234,7 +234,7 @@ void discard_dcache_range(const void *base, unsigned int size)
cacheline and shrink down the region to discard. */ cacheline and shrink down the region to discard. */
if (ptr != end && (end !=((char*)base + size))) { if (ptr != end && (end !=((char*)base + size))) {
end -= CACHEALIGN_SIZE; end -= CACHEALIGN_SIZE;
__CACHE_OP(DCHitWBInv, ptr); __CACHE_OP(DCHitWBInv, end);
} }
/* Finally, discard whatever is left */ /* Finally, discard whatever is left */