devs/foxbox
1
0
Fork 0
forked from len0rd/rockbox
Code Pull requests Activity

TMS320DM320: Check for TIMER1 bit in udelay().

Browse source 
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@31394 a1c6a512-1295-4272-9138-f99709370657
This commit is contained in:
Tomasz Moń 2011-12-21 16:06:36 +00:00
parent 2c85013434
commit 2800c55a6a
1 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

6
firmware/target/arm/tms320dm320/system-dm320.c
View file

@ -437,7 +437,7 @@ void udelay(int usec) {
/* /*
* Status in IO_INTC_IRQ0 is changed even when interrupts are * Status in IO_INTC_IRQ0 is changed even when interrupts are
* masked. If IRQ_TIMER1 bit in IO_INTC_IRQ0 is set to 0, then * masked. If bit 1 in IO_INTC_IRQ0 is set to 0, then
* there is pending current_tick update. * there is pending current_tick update.
* *
* Relaying solely on current_tick value when interrupts are disabled * Relaying solely on current_tick value when interrupts are disabled
@ -450,13 +450,13 @@ void udelay(int usec) {
/* udelay will end after counter reset (tick) */ /* udelay will end after counter reset (tick) */
while ((IO_TIMER1_TMCNT < stop) || while ((IO_TIMER1_TMCNT < stop) ||
((current_tick == prev_tick) /* ensure new tick */ && ((current_tick == prev_tick) /* ensure new tick */ &&
(IO_INTC_IRQ0 & IRQ_TIMER1))); /* prevent lock */ (IO_INTC_IRQ0 & (1 << 1)))); /* prevent lock */
} }
else else
{ {
/* udelay will end before counter reset (tick) */ /* udelay will end before counter reset (tick) */
while ((IO_TIMER1_TMCNT < stop) && while ((IO_TIMER1_TMCNT < stop) &&
((current_tick == prev_tick) && (IO_INTC_IRQ0 & IRQ_TIMER1))); ((current_tick == prev_tick) && (IO_INTC_IRQ0 & (1 << 1))));
} }
} }