mirror of
https://github.com/Rockbox/rockbox.git
synced 2025-10-13 18:17:39 -04:00
9e2c85e076
This is part of the preparation to add support for iPod Nano 3G and Nano 4G. There are some optimisations left, like merging similar blocks of registers that share the same layout, but the base address have changed between SoC generations. Change-Id: I4f06727b4061977141b65d39ae19591bd5b29680
150 lines
3.5 KiB
C
150 lines
3.5 KiB
C
/***************************************************************************
|
|
* __________ __ ___.
|
|
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
|
|
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
|
|
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
|
|
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
|
|
* \/ \/ \/ \/ \/
|
|
* $Id$
|
|
*
|
|
* Copyright (C) 2014 by Cástor Muñoz
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version 2
|
|
* of the License, or (at your option) any later version.
|
|
*
|
|
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
|
|
* KIND, either express or implied.
|
|
*
|
|
****************************************************************************/
|
|
#include <stdint.h>
|
|
#include <stdbool.h>
|
|
|
|
#include "config.h"
|
|
#include "cpu.h"
|
|
#include "system.h"
|
|
|
|
#include "s5l87xx.h"
|
|
#include "uc87xx.h"
|
|
|
|
|
|
/*
|
|
* s5l8702 UC87XX HW: 1 UARTC, 4 ports
|
|
*/
|
|
static struct uartc_port *uartc_port_l[UARTC_N_PORTS];
|
|
const struct uartc s5l8702_uartc =
|
|
{
|
|
.id = 0,
|
|
.baddr = UARTC_BASE_ADDR,
|
|
.port_off = UARTC_PORT_OFFSET,
|
|
.n_ports = UARTC_N_PORTS,
|
|
.port_l = uartc_port_l,
|
|
};
|
|
|
|
/*
|
|
* Device level functions specific to S5L8702
|
|
*/
|
|
void uart_target_enable_gpio(int uart_id, int port_id)
|
|
{
|
|
(void) uart_id;
|
|
switch (port_id) {
|
|
case 0:
|
|
/* configure UART0 Tx/Rx GPIO ports */
|
|
PCON0 = (PCON0 & 0xff00ffff) | 0x00220000;
|
|
break;
|
|
case 1:
|
|
/* configure UART1 GPIO ports, including RTS/CTS signals */
|
|
PCOND = (PCOND & 0xff0000ff) | 0x00222200;
|
|
break;
|
|
case 2:
|
|
case 3:
|
|
/* unknown */
|
|
default:
|
|
break;
|
|
}
|
|
}
|
|
|
|
void uart_target_disable_gpio(int uart_id, int port_id)
|
|
{
|
|
(void) uart_id;
|
|
switch (port_id) {
|
|
/* configure minimal power consumption */
|
|
case 0:
|
|
PCON0 = (PCON0 & 0xff00ffff) | 0x00ee0000;
|
|
break;
|
|
case 1:
|
|
PCOND = (PCOND & 0xff0000ff) | 0x00eeee00;
|
|
break;
|
|
case 2:
|
|
case 3:
|
|
default:
|
|
break;
|
|
}
|
|
}
|
|
|
|
void uart_target_enable_irq(int uart_id, int port_id)
|
|
{
|
|
(void) uart_id;
|
|
VIC0INTENABLE = 1 << IRQ_UART(port_id);
|
|
}
|
|
|
|
void uart_target_disable_irq(int uart_id, int port_id)
|
|
{
|
|
(void) uart_id;
|
|
VIC0INTENCLEAR = 1 << IRQ_UART(port_id);
|
|
}
|
|
|
|
void uart_target_clear_irq(int uart_id, int port_id)
|
|
{
|
|
(void) uart_id;
|
|
(void) port_id;
|
|
}
|
|
|
|
void uart_target_enable_clocks(int uart_id)
|
|
{
|
|
(void) uart_id;
|
|
PWRCON(1) &= ~(1 << (CLOCKGATE_UARTC - 32));
|
|
}
|
|
|
|
void uart_target_disable_clocks(int uart_id)
|
|
{
|
|
(void) uart_id;
|
|
PWRCON(1) |= (1 << (CLOCKGATE_UARTC - 32));
|
|
}
|
|
|
|
/*
|
|
* ISRs
|
|
*/
|
|
|
|
/* On Classic, PORT0 interrupts are not used when iAP is disabled */
|
|
#if !defined(IPOD_6G) || defined(IPOD_ACCESSORY_PROTOCOL)
|
|
void ICODE_ATTR INT_UART0(void)
|
|
{
|
|
uartc_callback(&s5l8702_uartc, 0);
|
|
}
|
|
#endif
|
|
|
|
/* PORT1,2,3 not used on Classic */
|
|
#ifndef IPOD_6G
|
|
void ICODE_ATTR INT_UART1(void)
|
|
{
|
|
uartc_callback(&s5l8702_uartc, 1);
|
|
}
|
|
|
|
void ICODE_ATTR INT_UART2(void)
|
|
{
|
|
uartc_callback(&s5l8702_uartc, 2);
|
|
}
|
|
|
|
void ICODE_ATTR INT_UART3(void)
|
|
{
|
|
uartc_callback(&s5l8702_uartc, 3);
|
|
}
|
|
#endif
|
|
|
|
/* Main init */
|
|
void uart_init(void)
|
|
{
|
|
uartc_open(&s5l8702_uartc);
|
|
}
|