mirror of
https://github.com/Rockbox/rockbox.git
synced 2025-11-09 13:12:37 -05:00
4d3190f416
Cortex-M processors don't have an MMU, but can still have caches that need software management, so on those platforms we don't want to include the MMU related functions. While here, remove an outdated section of a comment referring to deprecated cache maintenance functions which no longer exist. Change-Id: I6f0fe694560bdee25ed7c69a846bf46e3e544cb1
64 lines
2.3 KiB
C
64 lines
2.3 KiB
C
/***************************************************************************
|
|
* __________ __ ___.
|
|
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
|
|
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
|
|
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
|
|
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
|
|
* \/ \/ \/ \/ \/
|
|
* $Id$
|
|
*
|
|
* Copyright (C) 2006,2007 by Greg White
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version 2
|
|
* of the License, or (at your option) any later version.
|
|
*
|
|
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
|
|
* KIND, either express or implied.
|
|
*
|
|
****************************************************************************/
|
|
|
|
/* This file MUST be included in your system-target.h file if you want arm
|
|
* cache coherence functions to be called (I.E. during codec load, etc).
|
|
*/
|
|
|
|
#ifndef CPUCACHE_ARM_H
|
|
#define CPUCACHE_ARM_H
|
|
|
|
/* Note for the function names
|
|
*
|
|
* ARM refers to the cache coherency functions as (in the CPU manuals):
|
|
* clean (write-back)
|
|
* clean and invalidate (write-back and removing the line from cache)
|
|
* invalidate (removing from cache without write-back)
|
|
*
|
|
* This names have been proven to cause confusion, therefore we use:
|
|
* commit
|
|
* commit and discard
|
|
* discard
|
|
*/
|
|
|
|
/* Commits entire DCache */
|
|
void commit_dcache(void);
|
|
|
|
/* Commit and discard entire DCache, will do writeback */
|
|
void commit_discard_dcache(void);
|
|
|
|
/* Write DCache back to RAM for the given range and remove cache lines
|
|
* from DCache afterwards */
|
|
void commit_discard_dcache_range(const void *base, unsigned int size);
|
|
|
|
/* Write DCache back to RAM for the given range */
|
|
void commit_dcache_range(const void *base, unsigned int size);
|
|
|
|
/*
|
|
* Remove cache lines for the given range from DCache
|
|
* will *NOT* do write back except for buffer edges not on a line boundary
|
|
*/
|
|
void discard_dcache_range(const void *base, unsigned int size);
|
|
|
|
/* Discards the entire ICache, and commit+discards the entire DCache */
|
|
void commit_discard_idcache(void);
|
|
|
|
#endif /* CPUCACHE_ARM_H */
|