len0rd/rockbox
1
0
Fork 1
mirror of https://github.com/Rockbox/rockbox.git synced 2025-11-09 21:22:39 -05:00
Code Issues Projects Releases Packages Wiki Activity Actions

imx233: rewrite icoll to use new register headers

Browse source 
Change-Id: I0bf30849d18a8493627025b383ce75ce524777ab
This commit is contained in:
Amaury Pouly 2013-06-16 14:46:58 +02:00
parent 81224c62bb
commit f545908c16
2 changed files with 9 additions and 28 deletions
Download patch file Download diff file Expand all files Collapse all files

18
firmware/target/arm/imx233/icoll-imx233.c
View file

@ -113,7 +113,7 @@ static uint32_t irq_count[INT_SRC_NR_SOURCES];
struct imx233_icoll_irq_info_t imx233_icoll_get_irq_info(int src) struct imx233_icoll_irq_info_t imx233_icoll_get_irq_info(int src)
{ {
struct imx233_icoll_irq_info_t info; struct imx233_icoll_irq_info_t info;
info.enabled = !!(HW_ICOLL_INTERRUPT(src) & HW_ICOLL_INTERRUPT__ENABLE); info.enabled = BF_RDn(ICOLL_INTERRUPTn, src, ENABLE);
info.freq = irq_count_old[src]; info.freq = irq_count_old[src];
return info; return info;
} }
@ -145,7 +145,7 @@ void irq_handler(void)
do_irq_stat(); do_irq_stat();
(*(isr_t *)HW_ICOLL_VECTOR)(); (*(isr_t *)HW_ICOLL_VECTOR)();
/* acknowledge completion of IRQ (all use the same priority 0) */ /* acknowledge completion of IRQ (all use the same priority 0) */
HW_ICOLL_LEVELACK = HW_ICOLL_LEVELACK__LEVEL0; HW_ICOLL_LEVELACK = BV_ICOLL_LEVELACK_IRQLEVELACK__LEVEL0;
} }
void fiq_handler(void) void fiq_handler(void)
@ -155,23 +155,21 @@ void fiq_handler(void)
void imx233_icoll_enable_interrupt(int src, bool enable) void imx233_icoll_enable_interrupt(int src, bool enable)
{ {
if(enable) if(enable)
__REG_SET(HW_ICOLL_INTERRUPT(src)) = HW_ICOLL_INTERRUPT__ENABLE; BF_SETn(ICOLL_INTERRUPTn, src, ENABLE);
else else
__REG_CLR(HW_ICOLL_INTERRUPT(src)) = HW_ICOLL_INTERRUPT__ENABLE; BF_CLRn(ICOLL_INTERRUPTn, src, ENABLE);
} }
void imx233_icoll_init(void) void imx233_icoll_init(void)
{ {
imx233_reset_block(&HW_ICOLL_CTRL); imx233_reset_block(&HW_ICOLL_CTRL);
/* disable all interrupts */ /* disable all interrupts:
* priority = 0, disable, disable fiq */
for(int i = 0; i < INT_SRC_NR_SOURCES; i++) for(int i = 0; i < INT_SRC_NR_SOURCES; i++)
{ HW_ICOLL_INTERRUPTn(i) = 0;
/* priority = 0, disable, disable fiq */
HW_ICOLL_INTERRUPT(i) = 0;
}
/* setup vbase as isr_table */ /* setup vbase as isr_table */
HW_ICOLL_VBASE = (uint32_t)&isr_table; HW_ICOLL_VBASE = (uint32_t)&isr_table;
/* enable final irq bit */ /* enable final irq bit */
__REG_SET(HW_ICOLL_CTRL) = HW_ICOLL_CTRL__IRQ_FINAL_ENABLE; BF_SET(ICOLL_CTRL, IRQ_FINAL_ENABLE);
} }

19
firmware/target/arm/imx233/icoll-imx233.h
View file

@ -24,24 +24,7 @@
#include "config.h" #include "config.h"
#include "system.h" #include "system.h"
/* Interrupt collector */ #include "regs/regs-icoll.h"
#define HW_ICOLL_BASE 0x80000000
#define HW_ICOLL_VECTOR (*(volatile uint32_t *)(HW_ICOLL_BASE + 0x0))
#define HW_ICOLL_LEVELACK (*(volatile uint32_t *)(HW_ICOLL_BASE + 0x10))
#define HW_ICOLL_LEVELACK__LEVEL0 0x1
#define HW_ICOLL_CTRL (*(volatile uint32_t *)(HW_ICOLL_BASE + 0x20))
#define HW_ICOLL_CTRL__IRQ_FINAL_ENABLE (1 << 16)
#define HW_ICOLL_CTRL__ARM_RSE_MODE (1 << 18)
#define HW_ICOLL_VBASE (*(volatile uint32_t *)(HW_ICOLL_BASE + 0x40))
#define HW_ICOLL_INTERRUPT(i) (*(volatile uint32_t *)(HW_ICOLL_BASE + 0x120 + (i) * 0x10))
#define HW_ICOLL_INTERRUPT__PRIORITY_BM 0x3
#define HW_ICOLL_INTERRUPT__ENABLE 0x4
#define HW_ICOLL_INTERRUPT__SOFTIRQ 0x8
#define HW_ICOLL_INTERRUPT__ENFIQ 0x10
#define INT_SRC_SSP2_ERROR 2 #define INT_SRC_SSP2_ERROR 2
#define INT_SRC_VDD5V 3 #define INT_SRC_VDD5V 3