mirror of
https://github.com/Rockbox/rockbox.git
synced 2025-11-09 13:12:37 -05:00
imx233/fuze+: huge rework
- enable MMU -rework lcd frame buffer - add rtc/adc/power stubs (or not) - fix a few MMC related defines (hopefully) - implement cache handling for DMA - more SD work - add keymap (based on clip) - add virtual buttons - update linker scripts - big step toward apps actually compiling git-svn-id: svn://svn.rockbox.org/rockbox/trunk@30200 a1c6a512-1295-4272-9138-f99709370657
This commit is contained in:
parent
06c94740e5
commit
eb90d95693
29 changed files with 756 additions and 52 deletions
|
|
@ -39,6 +39,13 @@ start:
|
|||
/* Save r0 */
|
||||
mov r6, r0
|
||||
msr cpsr_c, #0xd3 /* enter supervisor mode, disable IRQ/FIQ */
|
||||
/* Disable MMU, disable caching and buffering;
|
||||
* use low exception range address (the core uses high range by default) */
|
||||
mrc p15, 0, r0, c1, c0, 0
|
||||
ldr r1, =0x3005
|
||||
bic r0, r1
|
||||
mcr p15, 0, r0, c1, c0, 0
|
||||
|
||||
/* Zero out IBSS */
|
||||
ldr r2, =_iedata
|
||||
ldr r3, =_iend
|
||||
|
|
@ -59,6 +66,22 @@ start:
|
|||
strhi r5, [r3], #4
|
||||
bhi 1b
|
||||
|
||||
#ifdef HAVE_INIT_ATTR
|
||||
/* copy init data to codec buffer */
|
||||
/* must be done before bss is zeroed */
|
||||
ldr r2, =_initcopy
|
||||
ldr r3, =_initstart
|
||||
ldr r4, =_initend
|
||||
1:
|
||||
cmp r4, r3
|
||||
ldrhi r5, [r2], #4
|
||||
strhi r5, [r3], #4
|
||||
bhi 1b
|
||||
|
||||
mov r2, #0
|
||||
mcr p15, 0, r2, c7, c5, 0 @ Invalidate ICache
|
||||
#endif
|
||||
|
||||
/* Initialise bss section to zero */
|
||||
ldr r2, =_edata
|
||||
ldr r3, =_end
|
||||
|
|
@ -68,7 +91,6 @@ start:
|
|||
strhi r4, [r2], #4
|
||||
bhi 1b
|
||||
|
||||
|
||||
/* Set up some stack and munge it with 0xdeadbeef */
|
||||
ldr sp, =stackend
|
||||
ldr r2, =stackbegin
|
||||
|
|
@ -92,16 +114,12 @@ start:
|
|||
msr cpsr_c, #0xdb
|
||||
ldr sp, =irq_stack
|
||||
|
||||
/* Enable MMU */
|
||||
bl memory_init
|
||||
|
||||
/* Switch back to supervisor mode */
|
||||
msr cpsr_c, #0xd3
|
||||
|
||||
/* Disable MMU, disable caching and buffering;
|
||||
* use low exception range address (the core uses high range by default) */
|
||||
mrc p15, 0, r0, c1, c0, 0
|
||||
ldr r1, =0x3005
|
||||
bic r0, r1
|
||||
mcr p15, 0, r0, c1, c0, 0
|
||||
|
||||
/* Jump to main */
|
||||
mov r0, r6
|
||||
bl main
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue