len0rd/rockbox
1
0
Fork 1
mirror of https://github.com/Rockbox/rockbox.git synced 2025-11-09 21:22:39 -05:00
Code Issues Projects Releases Packages Wiki Activity Actions

xduoox3: Set PLL0 to 480MHz, not 492.

Browse source 
PLL0 Needs to be a multiple of 48MHz for sane USB operation!

(Indeed, "typical" clock for this part is 528, but that seems a
 waste of power)

Also fixes a minor bugaboo in the jz4670 usb divisor calculation
that won't matter until we enable reclocking

Change-Id: I40b1fd1ae48871e50885981ccc8b01feb711b9a5
This commit is contained in:
Solomon Peachy 2020-08-06 22:17:23 -04:00
parent f554c78734
commit e0bb30a1bd
2 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
firmware/export/config/xduoox3.h
View file

@ -148,7 +148,7 @@
#define CONFIG_CPU JZ4760B #define CONFIG_CPU JZ4760B
/* Define this to the CPU frequency */ /* Define this to the CPU frequency */
#define CPU_FREQ 492000000 /* CPU clock: 492 MHz */ #define CPU_FREQ 480000000 /* CPU clock: 480 MHz -- Keep a multiple of 48MHz! */
/* Define this if you want to use the JZ47XX i2c interface */ /* Define this if you want to use the JZ47XX i2c interface */
#define CONFIG_I2C I2C_JZ47XX #define CONFIG_I2C I2C_JZ47XX

2
firmware/target/mips/ingenic_jz47xx/system-jz4760.c
View file

@ -478,7 +478,7 @@ static void pll0_init(unsigned int freq)
* Init USB Host clock, pllout2 must be n*48MHz * Init USB Host clock, pllout2 must be n*48MHz
* For JZ4760b UHC - River. * For JZ4760b UHC - River.
*/ */
usbdiv = (cfcr & CPCCR_PCS) ? CPU_FREQ : (CPU_FREQ / 2); usbdiv = (cfcr & CPCCR_PCS) ? freq : (freq / 2);
REG_CPM_UHCCDR = usbdiv / 48000000 - 1; REG_CPM_UHCCDR = usbdiv / 48000000 - 1;
/* init PLL */ /* init PLL */