len0rd/rockbox
1
0
Fork 1
mirror of https://github.com/Rockbox/rockbox.git synced 2025-12-09 05:05:20 -05:00
Code Issues Projects Releases Packages Wiki Activity Actions

as3525: add a few more CGU_PERI definitions

Browse source 
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@24537 a1c6a512-1295-4272-9138-f99709370657
This commit is contained in:
Bertrik Sikken 2010-02-06 14:33:40 +00:00
parent e96d139b4a
commit 8d234fc9a3
2 changed files with 5 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

5
firmware/export/as3525.h
View file

@ -219,6 +219,8 @@ CE lines
#define CGU_VIC_CLOCK_ENABLE ( 1 << 23 ) /* vic */
/* --- are disabled after reset --- */
#define CGU_EXTMEM_CLOCK_ENABLE ( 1 << 27 ) /* external memory */
#define CGU_EXTMEMIF_CLOCK_ENABLE ( 1 << 26 ) /* ext mem AHB IF */
#define CGU_DMA_CLOCK_ENABLE ( 1 << 22 ) /* dma */
#define CGU_USB_CLOCK_ENABLE ( 1 << 21 ) /* usb */
#define CGU_I2SOUT_APB_CLOCK_ENABLE ( 1 << 20 ) /* i2sout */
@ -234,8 +236,7 @@ CE lines
#define CGU_SSP_CLOCK_ENABLE ( 1 << 10 ) /* ssp */
#define CGU_TIMER1_CLOCK_ENABLE ( 1 << 9 ) /* timer 1 */
#define CGU_TIMER2_CLOCK_ENABLE ( 1 << 8 ) /* timer 2 */
#define CGU_TIMERIF_CLOCK_ENABLE ( 1 << 7 ) /* timer
interface */
#define CGU_TIMERIF_CLOCK_ENABLE ( 1 << 7 ) /* timer interface */
/** ------------------------------------------------------------------
* Number of cycles to wait before cgu is safely locked.

4
firmware/target/arm/as3525/system-as3525.c
View file

@ -171,7 +171,7 @@ static void sdram_delay(void)
/* Use the same initialization than OF */
static void sdram_init(void)
{
CGU_PERI |= (1<<26)|(1<<27); /* extmem & extmem intf clocks */
CGU_PERI |= (CGU_EXTMEM_CLOCK_ENABLE|CGU_EXTMEMIF_CLOCK_ENABLE);
MPMC_CONTROL = 0x1; /* enable MPMC */
@ -301,7 +301,7 @@ void system_init(void)
(AS3525_FCLK_PREDIV << 2) |
AS3525_FCLK_SEL);
/* Set PCLK frequency */
CGU_PERI = ((CGU_PERI & 0xffffff80) | /* reset divider bits 0:6 */
CGU_PERI = ((CGU_PERI & ~0x7F) | /* reset divider bits 0:6 */
(AS3525_PCLK_DIV0 << 2) |
(AS3525_PCLK_DIV1 << 6) |
AS3525_PCLK_SEL);