len0rd/rockbox
1
0
Fork 1
mirror of https://github.com/Rockbox/rockbox.git synced 2026-10-10 08:03:04 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

x1000: Turn on QSPI mode for W25N01GV and XT26G01C flashes

Browse source 
With the QSPI TMODE fix, they are confirmed working

Change-Id: Ic47b13312299bab8a632ebf517015362a0cb6a49
This commit is contained in:
Solomon Peachy 2026-02-02 08:18:55 -05:00
parent 9f216921b8
commit 84e5d193fb
1 changed files with 6 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

12
firmware/target/mips/ingenic_x1000/nand-x1000.c
View file

@ -61,13 +61,13 @@ static const struct nand_chip chip_w25n01gvxx = {
TSH(11), TSETUP(0), THOLD(0), TSH(11), TSETUP(0), THOLD(0),
STA_TYPE_V(1BYTE), CMD_TYPE_V(8BITS), STA_TYPE_V(1BYTE), CMD_TYPE_V(8BITS),
SMP_DELAY(1)), SMP_DELAY(1)),
.flags = NAND_CHIPFLAG_ON_DIE_ECC, .flags = NAND_CHIPFLAG_QUAD | NAND_CHIPFLAG_HAS_QE_BIT |
/* TODO: quad mode? */ NAND_CHIPFLAG_ON_DIE_ECC,
.cmd_page_read = NANDCMD_PAGE_READ, .cmd_page_read = NANDCMD_PAGE_READ,
.cmd_program_execute = NANDCMD_PROGRAM_EXECUTE, .cmd_program_execute = NANDCMD_PROGRAM_EXECUTE,
.cmd_block_erase = NANDCMD_BLOCK_ERASE, .cmd_block_erase = NANDCMD_BLOCK_ERASE,
.cmd_read_cache = NANDCMD_READ_CACHE_SLOW, .cmd_read_cache = NANDCMD_READ_CACHE_x4,
.cmd_program_load = NANDCMD_PROGRAM_LOAD, .cmd_program_load = NANDCMD_PROGRAM_LOAD_x4,
.setup_chip = winbond_setup_chip, .setup_chip = winbond_setup_chip,
}; };
@ -111,8 +111,8 @@ static const struct nand_chip chip_xt26g01cwsiga = {
.cmd_page_read = NANDCMD_PAGE_READ, .cmd_page_read = NANDCMD_PAGE_READ,
.cmd_program_execute = NANDCMD_PROGRAM_EXECUTE, .cmd_program_execute = NANDCMD_PROGRAM_EXECUTE,
.cmd_block_erase = NANDCMD_BLOCK_ERASE, .cmd_block_erase = NANDCMD_BLOCK_ERASE,
.cmd_read_cache = NANDCMD_READ_CACHE, .cmd_read_cache = NANDCMD_READ_CACHE_x4,
.cmd_program_load = NANDCMD_PROGRAM_LOAD, .cmd_program_load = NANDCMD_PROGRAM_LOAD_x4,
}; };
#define chip_ds35x1gaxxx chip_gd5f1gq4xexx #define chip_ds35x1gaxxx chip_gd5f1gq4xexx