len0rd/rockbox
1
0
Fork 1
mirror of https://github.com/Rockbox/rockbox.git synced 2026-04-11 16:37:45 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

echoplayer: add 'debug' and 'flash' targets to makefile

Browse source 
This replaces the gdb & openocd config in utils/stm32tools
and is easier to use. Remove the srst workaround; it seems
this was caused by the D1/D3 domains not being powered up
while the CPU was in sleep mode.

Change-Id: I28cc0273b3004c6e3146bb2447f0655cad8bb1c2
This commit is contained in:
Aidan MacDonald 2025-12-19 21:02:10 +00:00 • committed by Solomon Peachy
parent 025f3def04
commit 7418e65138
4 changed files with 27 additions and 20 deletions
Download patch file Download diff file Expand all files Collapse all files

13
utils/stm32tools/gdbinit
View file

@ -1,13 +0,0 @@
## Example GDB script for loading a bootloader binary using OpenOCD
# Set target binary and connect to OpenOCD
file "./bootloader.elf"
target extended-remote localhost:3333
# Reset target and flush register cache since GDB is apparently
# not smart enough to do this itself.
monitor reset halt
maintenance flush register-cache
# Download binary to target
load "./bootloader.elf"

16
utils/stm32tools/openocd.cfg
View file

@ -1,16 +0,0 @@
## OpenOCD configuration for STM32H7-based targets with SWD (eg. Echo R1)
# Setup for STLINK-V3SET + STM32H7
source [find interface/stlink-dap.cfg]
source [find target/stm32h7x.cfg]
reset_config srst_only srst_open_drain srst_nogate connect_assert_srst
init
# Workaround for OpenOCD complaining about externally asserted resets.
# Possibly an electrical issue.
adapter assert srst
adapter deassert srst
# OpenOCD doesn't handle soft breakpoints correctly for Cortex-M7 when ICache is enabled:
# https://sourceforge.net/p/openocd/mailman/openocd-user/thread/6668098.sCNexbpv2J@linux-5nlr.menet/
gdb_breakpoint_override hard