mirror of
https://github.com/Rockbox/rockbox.git
synced 2025-11-09 13:12:37 -05:00
Gigabeat S: Dump some now-irrelevant comments.
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@31538 a1c6a512-1295-4272-9138-f99709370657
This commit is contained in:
parent
40786042df
commit
68ccefed5a
2 changed files with 1 additions and 5 deletions
|
|
@ -34,8 +34,6 @@ static struct i2c_node si4700_i2c_node =
|
|||
{
|
||||
.num = I2C2_NUM,
|
||||
.ifdr = I2C_IFDR_DIV192, /* 66MHz/.4MHz = 165, closest = 192 = 343750Hz */
|
||||
/* Just hard-code for now - scaling may require
|
||||
* updating */
|
||||
.addr = (0x20),
|
||||
};
|
||||
|
||||
|
|
|
|||
|
|
@ -32,11 +32,9 @@
|
|||
|
||||
/* Gigabeat S mc13783 serial interface node. */
|
||||
|
||||
/* This is all based on communicating with the MC13783 PMU which is on
|
||||
* CSPI2 with the chip select at 0. The LCD controller resides on
|
||||
* CSPI3 cs1, but we have no idea how to communicate to it */
|
||||
struct spi_node mc13783_spi =
|
||||
{
|
||||
/* Based upon original firmware settings */
|
||||
CSPI2_NUM, /* CSPI module 2 */
|
||||
CSPI_CONREG_CHIP_SELECT_SS0 | /* Chip select 0 */
|
||||
CSPI_CONREG_DRCTL_DONT_CARE | /* Don't care about CSPI_RDY */
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue