len0rd/rockbox
1
0
Fork 1
mirror of https://github.com/Rockbox/rockbox.git synced 2025-11-09 21:22:39 -05:00
Code Issues Projects Releases Packages Wiki Activity Actions

imx233: fix typos

Browse source 
Change-Id: If5bc0f09dc0b3b1e833e41bbbdd216002e37d147
This commit is contained in:
Amaury Pouly 2014-02-04 00:26:13 +01:00
parent 965c268e5f
commit 65d5c426a7
1 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

6
firmware/target/arm/imx233/creative-zen/lcd-zen.c
View file

@ -176,7 +176,7 @@ static void lcd_init_seq(void)
* at negative edge of dotclk, reflect this in the polarity settings */
spi_write_reg(0x3, 0xd040);// polarity (OF uses 0xc040, seems incorrect)
spi_write_reg(0x8, 0); // vsync back porch (0=3H)
spi_write_reg(0x9, 0); // hsync back porhc (0=24clk)
spi_write_reg(0x9, 0); // hsync back porch (0=24clk)
spi_write_reg(0x76, 0x2213);
spi_write_reg(0xb, 0x33e1);
spi_write_reg(0xc, 0x23);
@ -296,10 +296,10 @@ void lcd_init_device(void)
imx233_lcdif_setup_dotclk_pins(8, false);
imx233_lcdif_set_word_length(8);
/** Datasheet states:
* 257H >= VBP >= 3H, VBP > VLW, VFP > 1H
* 257H >= VBP >= 3H, VBP > VLW, VFP >= 1H
* 1533clk >= HBP >= 24clk, HBP > HLW, HFP >= 4clk
*
* Take VLW=1H, VBP=3H, VFP=2H, HLW=8, HBP=24, HFP=4
* Take VLW=1H, VBP=3H, VFP=1H, HLW=8, HBP=24, HFP=4
* Take 3clk/pix because we send 24-bit/pix with 8-bit data bus
* Keep consistent with register setting in lcd_init_seq
*/