len0rd/rockbox
1
0
Fork 1
mirror of https://github.com/Rockbox/rockbox.git synced 2025-12-11 06:05:21 -05:00
Code Issues Projects Releases Packages Wiki Activity Actions

Port the greylib blitting optimisation to m:robe 100. It's even more efficient on monochrome LCDs - about 20% ISR speedup.

Browse source 
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@26435 a1c6a512-1295-4272-9138-f99709370657
This commit is contained in:
Jens Arnold 2010-05-31 20:13:27 +00:00
parent 85fd2d8be9
commit 64adb32cbf
1 changed files with 15 additions and 27 deletions
Download patch file Download diff file Expand all files Collapse all files

42
firmware/target/arm/olympus/mrobe-100/lcd-as-mr100.S
View file

@ -74,39 +74,27 @@ lcd_grey_data:
ldr lr, =LCD1_BASE ldr lr, =LCD1_BASE
.greyloop: .greyloop:
ldmia r1, {r3-r4} /* Fetch 8 pixel phases */ ldmia r1, {r3-r4}
ldmia r0!, {r5-r6} /* Fetch 8 pixel values */
and r5, r12, r3 /* r5 = 3.......2.......1.......0....... */
mov r7, #0xff and r6, r12, r4 /* r6 = 7.......6.......5.......4....... */
tst r3, #0x80 orr r5, r5, r6, lsr #4 /* r5 = 3...7...2...6...1...5...0...4... */
biceq r7, r7, #0x80 orr r5, r5, r5, lsr #9 /* r5 = 3...7...23..67..12..56..01..45.. */
tst r3, #0x8000 orr r5, r5, r5, lsr #9 /* r5 = 3...7...23..67..123.567.012.456. */
biceq r7, r7, #0x40 orr r5, r5, r5, lsr #9 /* r5 = 3...7...23..67..123.567.01234567 */
tst r3, #0x800000
biceq r7, r7, #0x20 ldmia r0!, {r6-r7}
tst r3, #0x80000000
biceq r7, r7, #0x10
bic r3, r3, r12 bic r3, r3, r12
add r3, r3, r5 add r3, r3, r6
tst r4, #0x80
biceq r7, r7, #0x08
tst r4, #0x8000
biceq r7, r7, #0x04
tst r4, #0x800000
biceq r7, r7, #0x02
tst r4, #0x80000000
biceq r7, r7, #0x01
bic r4, r4, r12 bic r4, r4, r12
add r4, r4, r6 add r4, r4, r7
stmia r1!, {r3-r4} stmia r1!, {r3-r4}
1: 1:
ldr r5, [lr] ldr r6, [lr]
tst r5, #LCD1_BUSY_MASK tst r6, #LCD1_BUSY_MASK
bne 1b bne 1b
str r7, [lr, #0x10] str r5, [lr, #0x10]
subs r2, r2, #1 subs r2, r2, #1
bne .greyloop bne .greyloop