len0rd/rockbox
1
0
Fork 1
mirror of https://github.com/Rockbox/rockbox.git synced 2025-12-09 05:05:20 -05:00
Code Issues Projects Releases Packages Wiki Activity Actions

Add crypt_firmware plugin for Nano2G - this uses the hardware crypto unit to encrypt (or decrypt) a firmware image for writing to a Nano 2G's firmware partition with ipodpatcher (patch for ipodpatcher is at FS#10609). Also introduce BOOTFILE_EXT2 define for an alternative firmware file extension and add .ipodx for the Nano 2G (.ipod is for unencrypted images, similar to older ipods, and .ipodx is for encrypted images and include the 2KB hash block and modelname 'nn2x').

Browse source 
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@23068 a1c6a512-1295-4272-9138-f99709370657
This commit is contained in:
Dave Chapman 2009-10-10 11:46:23 +00:00
parent e51dbc0f4f
commit 4fe2ee0221
6 changed files with 384 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

3
firmware/export/config-ipodnano2g.h
View file

@ -159,6 +159,9 @@
#define BOOTFILE "rockbox." BOOTFILE_EXT
#define BOOTDIR "/.rockbox"
/* Alternative bootfile extension - this is for encrypted images */
#define BOOTFILE_EXT2 "ipodx"
#define BOOTLOADER_ENTRYPOINT 0x001F0000
#define FLASH_ENTRYPOINT 0x00001000
#define FLASH_MAGIC 0xfbfbfbf1

26
firmware/export/s5l8700.h
View file

@ -120,6 +120,7 @@
#define RSTSR (*(REG32_PTR_T)(0x3C500034)) /* Reset status register */
#define DSPCLKMD (*(REG32_PTR_T)(0x3C500038)) /* DSP clock mode register */
#define CLKCON2 (*(REG32_PTR_T)(0x3C50003C)) /* clock control register 2 */
#define PWRCONEXT (*(REG32_PTR_T)(0x3C500040))
/* 06. INTERRUPT CONTROLLER UNIT */
#define SRCPND (*(REG32_PTR_T)(0x39C00000)) /* Indicates the interrupt request status. */
@ -670,3 +671,28 @@
#define REG_ONE (*(REG32_PTR_T)(0x3D100000)) /* Receive the first 32 bits from a fuse box */
#define REG_TWO (*(REG32_PTR_T)(0x3D100004)) /* Receive the other 8 bits from a fuse box */
/* Hardware AES crypto unit - S5L8701 only */
#if CONFIG_CPU==S5L8701
#define ICONSRCPND (*(REG32_PTR_T)(0x39C00000))
#define ICONINTPND (*(REG32_PTR_T)(0x39C00010))
#define AESCONTROL (*(REG32_PTR_T)(0x39800000))
#define AESGO (*(REG32_PTR_T)(0x39800004))
#define AESUNKREG0 (*(REG32_PTR_T)(0x39800008))
#define AESSTATUS (*(REG32_PTR_T)(0x3980000C))
#define AESUNKREG1 (*(REG32_PTR_T)(0x39800010))
#define AESKEYLEN (*(REG32_PTR_T)(0x39800014))
#define AESOUTSIZE (*(REG32_PTR_T)(0x39800018))
#define AESOUTADDR (*(REG32_PTR_T)(0x39800020))
#define AESINSIZE (*(REG32_PTR_T)(0x39800024))
#define AESINADDR (*(REG32_PTR_T)(0x39800028))
#define AESAUXSIZE (*(REG32_PTR_T)(0x3980002C))
#define AESAUXADDR (*(REG32_PTR_T)(0x39800030))
#define AESSIZE3 (*(REG32_PTR_T)(0x39800034))
#define AESTYPE (*(REG32_PTR_T)(0x3980006C))
#define HASHCTRL (*(REG32_PTR_T)(0x3C600000))
#define HASHRESULT ((REG32_PTR_T)(0x3C600020))
#define HASHDATAIN ((REG32_PTR_T)(0x3C600040))
#endif /* CONFIG_CPU==S5L8701 */