len0rd/rockbox
1
0
Fork 1
mirror of https://github.com/Rockbox/rockbox.git synced 2025-12-09 05:05:20 -05:00
Code Issues Projects Releases Packages Wiki Activity Actions

New port: FiiO M3K on bare metal

Browse source 
Change-Id: I7517e7d5459e129dcfc9465c6fbd708619888fbe
This commit is contained in:
Aidan MacDonald 2021-02-27 22:08:58 +00:00
parent 83fcbedc65
commit 3ec66893e3
143 changed files with 16585 additions and 24 deletions
Download patch file Download diff file Expand all files Collapse all files

46
firmware/target/mips/ingenic_x1000/aic-x1000.h Normal file
View file

@ -0,0 +1,46 @@
/***************************************************************************
* __________ __ ___.
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/
* $Id$
*
* Copyright (C) 2021 Aidan MacDonald
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
* KIND, either express or implied.
*
****************************************************************************/
#ifndef __AIC_X1000_H__
#define __AIC_X1000_H__
#include "clk-x1000.h"
#include <stdbool.h>
/* Set frequency of I2S master clock supplied by AIC. Has no use if an
* external DAC is supplying the master clock. Must be called with the
* bit clock disabled.
*
* - clksrc can be one of EXCLK, SCLK_A, MPLL.
* - This function does not modify PLL settings. It's the caller's job
* to ensure the PLL is configured and runing.
* - fs is the audio sampling frequency (8 KHz - 192 KHz)
* - mult is multiplied by fs to get the master clock rate.
* - mult must be a multiple of 64 due to AIC bit clock requirements.
* - Note: EXCLK bypasses the decimal divider so it is not very flexible.
* If using EXCLK you must set mult=0. If EXCLK is not a multiple of
* the bit clock (= 64*fs), then the clock rate will be inaccurate.
*
* Returns zero on success and nonzero if the frequency is not achievable.
*/
extern int aic_i2s_set_mclk(x1000_clk_t clksrc, unsigned fs, unsigned mult);
#endif /* __AIC_X1000_H__ */