len0rd/rockbox
1
0
Fork 1
mirror of https://github.com/Rockbox/rockbox.git synced 2025-10-13 18:17:39 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Correct svn:keywords and svn:eol-style on a few more files.

Browse source 
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@21798 a1c6a512-1295-4272-9138-f99709370657
This commit is contained in:
Thomas Martitz 2009-07-12 09:43:44 +00:00
parent 467999ac9c
commit 0dd0e4e072
14 changed files with 190 additions and 190 deletions
Download patch file Download diff file Expand all files Collapse all files

2
firmware/drivers/audio/mas35xx.c
View file

@ -5,7 +5,7 @@
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < < * Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \ * Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/ * \/ \/ \/ \/ \/
* $Id: wm8975.c 13453 2007-05-20 23:10:15Z christian $ * $Id$
* *
* Driver for MAS35xx audio codec * Driver for MAS35xx audio codec
* *

2
firmware/drivers/m66591.c
View file

@ -5,7 +5,7 @@
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < < * Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \ * Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/ * \/ \/ \/ \/ \/
* $Id: usb-mr500.c 18487 2008-09-10 20:14:22Z bertrik $ * $Id$
* *
* Copyright (C) 2009 by Karl Kurbjun * Copyright (C) 2009 by Karl Kurbjun
* Portions Copyright (C) 2007 by Catalin Patulea * Portions Copyright (C) 2007 by Catalin Patulea

2
firmware/drivers/ramdisk.c
View file

@ -5,7 +5,7 @@
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < < * Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \ * Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/ * \/ \/ \/ \/ \/
* $Id: ramdisk.c 18965 2008-11-01 17:33:21Z gevaerts $ * $Id$
* *
* Copyright (C) 2008 Frank Gevaerts * Copyright (C) 2008 Frank Gevaerts
* *

2
firmware/drivers/rtc/rtc_as3514.c
View file

@ -5,7 +5,7 @@
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < < * Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \ * Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/ * \/ \/ \/ \/ \/
* $Id: rtc_as3514.c 12131 2007-01-27 20:48:48Z dan_a $ * $Id$
* *
* Copyright (C) 2007 by Barry Wardell * Copyright (C) 2007 by Barry Wardell
* *

2
firmware/drivers/rtc/rtc_rx5x348ab.c
View file

@ -5,7 +5,7 @@
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < < * Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \ * Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/ * \/ \/ \/ \/ \/
* $Id: rtc_as3514.c 12131 2007-01-27 20:48:48Z dan_a $ * $Id$
* *
* Copyright (C) 2007 by Jonathan Gordon * Copyright (C) 2007 by Jonathan Gordon
* *

2
firmware/drivers/tsc2100.c
View file

@ -5,7 +5,7 @@
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < < * Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \ * Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/ * \/ \/ \/ \/ \/
* $Id: $ * $Id$
* *
* Copyright (C) 2007 by Jonathan Gordon * Copyright (C) 2007 by Jonathan Gordon
* *

2
firmware/export/as3525.h
View file

@ -114,7 +114,7 @@
#define DBOP_TIMPOL_23 (*(volatile unsigned long *)(DBOP_BASE + 0x04)) #define DBOP_TIMPOL_23 (*(volatile unsigned long *)(DBOP_BASE + 0x04))
#define DBOP_CTRL (*(volatile unsigned long *)(DBOP_BASE + 0x08)) #define DBOP_CTRL (*(volatile unsigned long *)(DBOP_BASE + 0x08))
#define DBOP_STAT (*(volatile unsigned long *)(DBOP_BASE + 0x0C)) #define DBOP_STAT (*(volatile unsigned long *)(DBOP_BASE + 0x0C))
#define DBOP_DOUT (*(volatile unsigned short*)(DBOP_BASE + 0x10)) #define DBOP_DOUT (*(volatile unsigned short *)(DBOP_BASE + 0x10))
#define DBOP_DIN (*(volatile unsigned short*)(DBOP_BASE + 0x14)) #define DBOP_DIN (*(volatile unsigned short*)(DBOP_BASE + 0x14))

2
firmware/export/iap.h
View file

@ -5,7 +5,7 @@
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < < * Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \ * Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/ * \/ \/ \/ \/ \/
* $Id: iap.h 17400 2008-05-07 20:22:16Z xxxxxx $ * $Id$
* *
* Copyright (C) 2002 by Alan Korr * Copyright (C) 2002 by Alan Korr
* *

354
firmware/export/isp1583.h
View file

@ -1,181 +1,181 @@
/*************************************************************************** /***************************************************************************
* __________ __ ___. * __________ __ ___.
* Open \______ \ ____ ____ | | _\_ |__ _______ ___ * Open \______ \ ____ ____ | | _\_ |__ _______ ___
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ / * Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < < * Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \ * Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/ * \/ \/ \/ \/ \/
* $Id$ * $Id$
* *
* Copyright (C) 2008 by Maurus Cuelenaere * Copyright (C) 2008 by Maurus Cuelenaere
* *
* This program is free software; you can redistribute it and/or * This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License * modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2 * as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version. * of the License, or (at your option) any later version.
* *
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
* KIND, either express or implied. * KIND, either express or implied.
* *
****************************************************************************/ ****************************************************************************/
#ifndef ISP1583_H #ifndef ISP1583_H
#define ISP1583_H #define ISP1583_H
#include "usb-target.h" #include "usb-target.h"
#ifndef ISP1583_H_OVERRIDE #ifndef ISP1583_H_OVERRIDE
/* Initialization registers */ /* Initialization registers */
#define ISP1583_INIT_ADDRESS (*((volatile unsigned char*)(ISP1583_IOBASE+0x0))) #define ISP1583_INIT_ADDRESS (*((volatile unsigned char*)(ISP1583_IOBASE+0x0)))
#define ISP1583_INIT_MODE (*((volatile unsigned short*)(ISP1583_IOBASE+0xC))) #define ISP1583_INIT_MODE (*((volatile unsigned short*)(ISP1583_IOBASE+0xC)))
#define ISP1583_INIT_INTCONF (*((volatile unsigned char*)(ISP1583_IOBASE+0x10))) #define ISP1583_INIT_INTCONF (*((volatile unsigned char*)(ISP1583_IOBASE+0x10)))
#define ISP1583_INIT_OTG (*((volatile unsigned char*)(ISP1583_IOBASE+0x12))) #define ISP1583_INIT_OTG (*((volatile unsigned char*)(ISP1583_IOBASE+0x12)))
#define ISP1583_INIT_INTEN_A (*((volatile unsigned long*)(ISP1583_IOBASE+0x14))) #define ISP1583_INIT_INTEN_A (*((volatile unsigned long*)(ISP1583_IOBASE+0x14)))
#define ISP1583_INIT_INTEN_B #define ISP1583_INIT_INTEN_B
#define ISP1583_INIT_INTEN_READ ISP1583_INIT_INTEN_A #define ISP1583_INIT_INTEN_READ ISP1583_INIT_INTEN_A
/* Data Flow registers */ /* Data Flow registers */
#define ISP1583_DFLOW_EPINDEX (*((volatile unsigned char*)(ISP1583_IOBASE+0xC2))) #define ISP1583_DFLOW_EPINDEX (*((volatile unsigned char*)(ISP1583_IOBASE+0xC2)))
#define ISP1583_DFLOW_CTRLFUN (*((volatile unsigned char*)(ISP1583_IOBASE+0x28))) #define ISP1583_DFLOW_CTRLFUN (*((volatile unsigned char*)(ISP1583_IOBASE+0x28)))
#define ISP1583_DFLOW_DATA (*((volatile unsigned short*)(ISP1583_IOBASE+0x20))) #define ISP1583_DFLOW_DATA (*((volatile unsigned short*)(ISP1583_IOBASE+0x20)))
#define ISP1583_DFLOW_BUFLEN (*((volatile unsigned short*)(ISP1583_IOBASE+0x1C))) #define ISP1583_DFLOW_BUFLEN (*((volatile unsigned short*)(ISP1583_IOBASE+0x1C)))
#define ISP1583_DFLOW_BUFSTAT (*((volatile unsigned char*)(ISP1583_IOBASE+0x1E))) #define ISP1583_DFLOW_BUFSTAT (*((volatile unsigned char*)(ISP1583_IOBASE+0x1E)))
#define ISP1583_DFLOW_MAXPKSZ (*((volatile unsigned short*)(ISP1583_IOBASE+0x04))) #define ISP1583_DFLOW_MAXPKSZ (*((volatile unsigned short*)(ISP1583_IOBASE+0x04)))
#define ISP1583_DFLOW_EPTYPE (*((volatile unsigned short*)(ISP1583_IOBASE+0x08))) #define ISP1583_DFLOW_EPTYPE (*((volatile unsigned short*)(ISP1583_IOBASE+0x08)))
/* DMA registers */ /* DMA registers */
#define ISP1583_DMA_ENDPOINT (*((volatile unsigned char*)(ISP1583_IOBASE+0x58))) #define ISP1583_DMA_ENDPOINT (*((volatile unsigned char*)(ISP1583_IOBASE+0x58)))
/* General registers */ /* General registers */
#define ISP1583_GEN_INT_A (*((volatile unsigned long*)(ISP1583_IOBASE+0x18))) #define ISP1583_GEN_INT_A (*((volatile unsigned long*)(ISP1583_IOBASE+0x18)))
#define ISP1583_GEN_INT_B #define ISP1583_GEN_INT_B
#define ISP1583_GEN_INT_READ ISP1583_GEN_INT_A #define ISP1583_GEN_INT_READ ISP1583_GEN_INT_A
#define ISP1583_GEN_CHIPID (*((volatile unsigned long*)(ISP1583_IOBASE+0x70))) /* Size=3 bytes */ #define ISP1583_GEN_CHIPID (*((volatile unsigned long*)(ISP1583_IOBASE+0x70))) /* Size=3 bytes */
#define ISP1583_GEN_FRAMEN0 (*((volatile unsigned short*)(ISP1583_IOBASE+0x74))) #define ISP1583_GEN_FRAMEN0 (*((volatile unsigned short*)(ISP1583_IOBASE+0x74)))
#define ISP1583_GEN_SCRATCH (*((volatile unsigned short*)(ISP1583_IOBASE+0x78))) #define ISP1583_GEN_SCRATCH (*((volatile unsigned short*)(ISP1583_IOBASE+0x78)))
#define ISP1583_GEN_UNLCKDEV (*((volatile unsigned short*)(ISP1583_IOBASE+0x7C))) #define ISP1583_GEN_UNLCKDEV (*((volatile unsigned short*)(ISP1583_IOBASE+0x7C)))
#define ISP1583_GEN_TSTMOD (*((volatile unsigned char*)(ISP1583_IOBASE+0x84))) #define ISP1583_GEN_TSTMOD (*((volatile unsigned char*)(ISP1583_IOBASE+0x84)))
#define set_int_value(a,b,value) (a) = (value); #define set_int_value(a,b,value) (a) = (value);
#endif #endif
#define ISP1583_UNLOCK_CODE ((unsigned short)0xAA37) #define ISP1583_UNLOCK_CODE ((unsigned short)0xAA37)
/* Initialization registers' bits */ /* Initialization registers' bits */
/* Initialization OTG register bits */ /* Initialization OTG register bits */
#define INIT_OTG_BSESS_VALID (1 << 4) #define INIT_OTG_BSESS_VALID (1 << 4)
/* Initialization Mode register bits */ /* Initialization Mode register bits */
#define INIT_MODE_TEST2 (1 << 15) #define INIT_MODE_TEST2 (1 << 15)
#define INIT_MODE_TEST1 (1 << 14) #define INIT_MODE_TEST1 (1 << 14)
#define INIT_MODE_TEST0 (1 << 13) #define INIT_MODE_TEST0 (1 << 13)
#define INIT_MODE_DMA_CLKON (1 << 9) #define INIT_MODE_DMA_CLKON (1 << 9)
#define INIT_MODE_VBUSSTAT (1 << 8) #define INIT_MODE_VBUSSTAT (1 << 8)
#define INIT_MODE_CLKAON (1 << 7) #define INIT_MODE_CLKAON (1 << 7)
#define INIT_MODE_SNDRSU (1 << 6) #define INIT_MODE_SNDRSU (1 << 6)
#define INIT_MODE_GOSUSP (1 << 5) #define INIT_MODE_GOSUSP (1 << 5)
#define INIT_MODE_SFRESET (1 << 4) #define INIT_MODE_SFRESET (1 << 4)
#define INIT_MODE_GLINTENA (1 << 3) #define INIT_MODE_GLINTENA (1 << 3)
#define INIT_MODE_WKUPCS (1 << 2) #define INIT_MODE_WKUPCS (1 << 2)
#define INIT_MODE_PWRON (1 << 1) #define INIT_MODE_PWRON (1 << 1)
#define INIT_MODE_SOFTCT (1 << 0) #define INIT_MODE_SOFTCT (1 << 0)
/* Initialization Interrupt Enable register bits */ /* Initialization Interrupt Enable register bits */
#define INIT_INTEN_IEP7TX (1 << 25) #define INIT_INTEN_IEP7TX (1 << 25)
#define INIT_INTEN_IEP7RX (1 << 24) #define INIT_INTEN_IEP7RX (1 << 24)
#define INIT_INTEN_IEP6TX (1 << 23) #define INIT_INTEN_IEP6TX (1 << 23)
#define INIT_INTEN_IEP6RX (1 << 22) #define INIT_INTEN_IEP6RX (1 << 22)
#define INIT_INTEN_IEP5TX (1 << 21) #define INIT_INTEN_IEP5TX (1 << 21)
#define INIT_INTEN_IEP5RX (1 << 20) #define INIT_INTEN_IEP5RX (1 << 20)
#define INIT_INTEN_IEP4TX (1 << 19) #define INIT_INTEN_IEP4TX (1 << 19)
#define INIT_INTEN_IEP4RX (1 << 18) #define INIT_INTEN_IEP4RX (1 << 18)
#define INIT_INTEN_IEP3TX (1 << 17) #define INIT_INTEN_IEP3TX (1 << 17)
#define INIT_INTEN_IEP3RX (1 << 16) #define INIT_INTEN_IEP3RX (1 << 16)
#define INIT_INTEN_IEP2TX (1 << 15) #define INIT_INTEN_IEP2TX (1 << 15)
#define INIT_INTEN_IEP2RX (1 << 14) #define INIT_INTEN_IEP2RX (1 << 14)
#define INIT_INTEN_IEP1TX (1 << 13) #define INIT_INTEN_IEP1TX (1 << 13)
#define INIT_INTEN_IEP1RX (1 << 12) #define INIT_INTEN_IEP1RX (1 << 12)
#define INIT_INTEN_IEP0TX (1 << 11) #define INIT_INTEN_IEP0TX (1 << 11)
#define INIT_INTEN_IEP0RX (1 << 10) #define INIT_INTEN_IEP0RX (1 << 10)
#define INIT_INTEN_IEP0SETUP (1 << 8) #define INIT_INTEN_IEP0SETUP (1 << 8)
#define INIT_INTEN_IEVBUS (1 << 7) #define INIT_INTEN_IEVBUS (1 << 7)
#define INIT_INTEN_IEDMA (1 << 6) #define INIT_INTEN_IEDMA (1 << 6)
#define INIT_INTEN_IEHS_STA (1 << 5) #define INIT_INTEN_IEHS_STA (1 << 5)
#define INIT_INTEN_IERESM (1 << 4) #define INIT_INTEN_IERESM (1 << 4)
#define INIT_INTEN_IESUSP (1 << 3) #define INIT_INTEN_IESUSP (1 << 3)
#define INIT_INTEN_IEPSOF (1 << 2) #define INIT_INTEN_IEPSOF (1 << 2)
#define INIT_INTEN_IESOF (1 << 1) #define INIT_INTEN_IESOF (1 << 1)
#define INIT_INTEN_IEBRST (1 << 0) #define INIT_INTEN_IEBRST (1 << 0)
/* Initialization Interrupt Configuration register bits */ /* Initialization Interrupt Configuration register bits */
#define INIT_INTCONF_INTLVL (1 << 1) #define INIT_INTCONF_INTLVL (1 << 1)
#define INIT_INTCONF_INTPOL (1 << 0) #define INIT_INTCONF_INTPOL (1 << 0)
/* Initialization Address register bits */ /* Initialization Address register bits */
#define INIT_ADDRESS_DEVEN (1 << 7) #define INIT_ADDRESS_DEVEN (1 << 7)
/* Data Flow registers' bits */ /* Data Flow registers' bits */
/* Data Flow Endpoint Index register bits */ /* Data Flow Endpoint Index register bits */
#define DFLOW_EPINDEX_EP0SETUP (1 << 5) #define DFLOW_EPINDEX_EP0SETUP (1 << 5)
/* Data Flow Control Function register bits */ /* Data Flow Control Function register bits */
#define DFLOW_CTRLFUN_CLBUF (1 << 4) #define DFLOW_CTRLFUN_CLBUF (1 << 4)
#define DFLOW_CTRLFUN_VENDP (1 << 3) #define DFLOW_CTRLFUN_VENDP (1 << 3)
#define DFLOW_CTRLFUN_DSEN (1 << 2) #define DFLOW_CTRLFUN_DSEN (1 << 2)
#define DFLOW_CTRLFUN_STATUS (1 << 1) #define DFLOW_CTRLFUN_STATUS (1 << 1)
#define DFLOW_CTRLFUN_STALL (1 << 0) #define DFLOW_CTRLFUN_STALL (1 << 0)
/* Data Flow Endpoint Type register bits */ /* Data Flow Endpoint Type register bits */
#define DFLOW_EPTYPE_NOEMPKT (1 << 4) #define DFLOW_EPTYPE_NOEMPKT (1 << 4)
#define DFLOW_EPTYPE_ENABLE (1 << 3) #define DFLOW_EPTYPE_ENABLE (1 << 3)
#define DFLOW_EPTYPE_DBLBUF (1 << 2) #define DFLOW_EPTYPE_DBLBUF (1 << 2)
/* General registers' bits */ /* General registers' bits */
/* General Test Mode register bits */ /* General Test Mode register bits */
#define GEN_TSTMOD_FORCEHS (1 << 7) #define GEN_TSTMOD_FORCEHS (1 << 7)
#define GEN_TSTMOD_FORCEFS (1 << 4) #define GEN_TSTMOD_FORCEFS (1 << 4)
#define GEN_TSTMOD_PRBS (1 << 3) #define GEN_TSTMOD_PRBS (1 << 3)
#define GEN_TSTMOD_KSTATE (1 << 2) #define GEN_TSTMOD_KSTATE (1 << 2)
#define GEN_TSTMOD_JSTATE (1 << 1) #define GEN_TSTMOD_JSTATE (1 << 1)
#define GEN_TSTMOD_SE0_NAK (1 << 0) #define GEN_TSTMOD_SE0_NAK (1 << 0)
/* Interrupts */ /* Interrupts */
#define INT_IEP7TX (1 << 25) #define INT_IEP7TX (1 << 25)
#define INT_IEP7RX (1 << 24) #define INT_IEP7RX (1 << 24)
#define INT_IEP6TX (1 << 23) #define INT_IEP6TX (1 << 23)
#define INT_IEP6RX (1 << 22) #define INT_IEP6RX (1 << 22)
#define INT_IEP5TX (1 << 21) #define INT_IEP5TX (1 << 21)
#define INT_IEP5RX (1 << 20) #define INT_IEP5RX (1 << 20)
#define INT_IEP4TX (1 << 19) #define INT_IEP4TX (1 << 19)
#define INT_IEP4RX (1 << 18) #define INT_IEP4RX (1 << 18)
#define INT_IEP3TX (1 << 17) #define INT_IEP3TX (1 << 17)
#define INT_IEP3RX (1 << 16) #define INT_IEP3RX (1 << 16)
#define INT_IEP2TX (1 << 15) #define INT_IEP2TX (1 << 15)
#define INT_IEP2RX (1 << 14) #define INT_IEP2RX (1 << 14)
#define INT_IEP1TX (1 << 13) #define INT_IEP1TX (1 << 13)
#define INT_IEP1RX (1 << 12) #define INT_IEP1RX (1 << 12)
#define INT_IEP0TX (1 << 11) #define INT_IEP0TX (1 << 11)
#define INT_IEP0RX (1 << 10) #define INT_IEP0RX (1 << 10)
#define INT_IEP0SETUP (1 << 8) #define INT_IEP0SETUP (1 << 8)
#define INT_IEVBUS (1 << 7) #define INT_IEVBUS (1 << 7)
#define INT_IEDMA (1 << 6) #define INT_IEDMA (1 << 6)
#define INT_IEHS_STA (1 << 5) #define INT_IEHS_STA (1 << 5)
#define INT_IERESM (1 << 4) #define INT_IERESM (1 << 4)
#define INT_IESUSP (1 << 3) #define INT_IESUSP (1 << 3)
#define INT_IEPSOF (1 << 2) #define INT_IEPSOF (1 << 2)
#define INT_IESOF (1 << 1) #define INT_IESOF (1 << 1)
#define INT_IEBRST (1 << 0) #define INT_IEBRST (1 << 0)
#define INT_EP_MASK ( INT_IEP0RX | INT_IEP0TX | INT_IEP1RX | INT_IEP1TX | INT_IEP2RX | INT_IEP2TX | INT_IEP3RX | INT_IEP3TX | INT_IEP4RX | INT_IEP4TX | INT_IEP5RX | INT_IEP5TX | INT_IEP6RX | INT_IEP6TX | INT_IEP7RX | INT_IEP7TX ) #define INT_EP_MASK ( INT_IEP0RX | INT_IEP0TX | INT_IEP1RX | INT_IEP1TX | INT_IEP2RX | INT_IEP2TX | INT_IEP3RX | INT_IEP3TX | INT_IEP4RX | INT_IEP4TX | INT_IEP5RX | INT_IEP5TX | INT_IEP6RX | INT_IEP6TX | INT_IEP7RX | INT_IEP7TX )
#define STANDARD_INTEN ( INIT_INTEN_IEBRST | INIT_INTEN_IEHS_STA | INT_IESUSP | INT_IERESM | INIT_INTEN_IEVBUS | INIT_INTEN_IEP0SETUP | INIT_INTEN_IEP0RX | INIT_INTEN_IEP0TX ) #define STANDARD_INTEN ( INIT_INTEN_IEBRST | INIT_INTEN_IEHS_STA | INT_IESUSP | INT_IERESM | INIT_INTEN_IEVBUS | INIT_INTEN_IEP0SETUP | INIT_INTEN_IEP0RX | INIT_INTEN_IEP0TX )
#define STANDARD_INIT_MODE ( INIT_MODE_CLKAON | INIT_MODE_GLINTENA ) #define STANDARD_INIT_MODE ( INIT_MODE_CLKAON | INIT_MODE_GLINTENA )
#ifdef USE_IRAM #ifdef USE_IRAM
#define IRAM_ATTR __attribute__ ((section(".icode"))) #define IRAM_ATTR __attribute__ ((section(".icode")))
#else #else
#define IRAM_ATTR #define IRAM_ATTR
#endif #endif
#include "usb_drv.h" #include "usb_drv.h"
#endif #endif

2
firmware/export/m66591.h
View file

@ -5,7 +5,7 @@
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < < * Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \ * Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/ * \/ \/ \/ \/ \/
* $Id: $ * $Id$
* *
* Copyright (C) 2009 by Karl Kurbjun * Copyright (C) 2009 by Karl Kurbjun
* *

2
firmware/export/nand_id.h
View file

@ -5,7 +5,7 @@
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < < * Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \ * Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/ * \/ \/ \/ \/ \/
* $Id: $ * $Id$
* *
* Copyright (C) 2002 by Alan Korr * Copyright (C) 2002 by Alan Korr
* *

2
firmware/export/s5l8700.h
View file

@ -5,7 +5,7 @@
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < < * Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \ * Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/ * \/ \/ \/ \/ \/
* $Id: S5L8700X.h 2008-03-27 Marcoen Hirschberg, Bart van Adrichem $ * $Id$
* *
* Copyright (C) 2008 by Marcoen Hirschberg, Bart van Adrichem * Copyright (C) 2008 by Marcoen Hirschberg, Bart van Adrichem
* *

2
firmware/export/spi.h
View file

@ -5,7 +5,7 @@
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < < * Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \ * Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/ * \/ \/ \/ \/ \/
* $Id: $ * $Id$
* *
* Copyright (C) 2007 by Catalin Patulea * Copyright (C) 2007 by Catalin Patulea
* *

2
firmware/export/tsc2100.h
View file

@ -5,7 +5,7 @@
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < < * Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \ * Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/ * \/ \/ \/ \/ \/
* $Id: $ * $Id$
* *
* Copyright (C) 2007 by Jonathan Gordon * Copyright (C) 2007 by Jonathan Gordon
* *