len0rd/rockbox
1
0
Fork 1
mirror of https://github.com/Rockbox/rockbox.git synced 2025-12-09 13:15:18 -05:00
Code Issues Projects Releases Packages Wiki Activity Actions

iPod Classic: Fix YUV blitting. Mpegplayer works now.

Browse source 
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@29460 a1c6a512-1295-4272-9138-f99709370657
This commit is contained in:
Michael Sparmann 2011-02-28 11:54:28 +00:00
parent 156b0bc614
commit 06c1757138
3 changed files with 10 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

2
firmware/export/s5l8702.h
View file

@ -561,7 +561,7 @@ struct dma_lli
/////LCD///// /////LCD/////
#define LCD_BASE (*((uint32_t volatile*)(0x38300000))) #define LCD_BASE (0x38300000)
#define LCD_WCMD (*((uint32_t volatile*)(0x38300004))) #define LCD_WCMD (*((uint32_t volatile*)(0x38300004)))
#define LCD_STATUS (*((uint32_t volatile*)(0x3830001c))) #define LCD_STATUS (*((uint32_t volatile*)(0x3830001c)))
#define LCD_WDATA (*((uint32_t volatile*)(0x38300040))) #define LCD_WDATA (*((uint32_t volatile*)(0x38300040)))

1
firmware/target/arm/s5l8702/ipod6g/lcd-asm-ipod6g.S
View file

@ -19,6 +19,7 @@
* *
****************************************************************************/ ****************************************************************************/
#define FORCE_FIFO_WAIT
/**************************************************************************** /****************************************************************************
* #define FORCE_FIFO_WAIT * #define FORCE_FIFO_WAIT
* *

12
firmware/target/arm/s5l8702/ipod6g/lcd-ipod6g.c
View file

@ -259,12 +259,16 @@ void lcd_blit_yuv(unsigned char * const src[3],
s5l_lcd_write_cmd(R_WRITE_DATA_TO_GRAM); s5l_lcd_write_cmd(R_WRITE_DATA_TO_GRAM);
} else { } else {
s5l_lcd_write_cmd(R_COLUMN_ADDR_SET); s5l_lcd_write_cmd(R_COLUMN_ADDR_SET);
s5l_lcd_write_data(x0); /* Start column */ s5l_lcd_write_data(x0 >> 8);
s5l_lcd_write_data(x1); /* End column */ s5l_lcd_write_data(x0 & 0xff);
s5l_lcd_write_data(x1 >> 8);
s5l_lcd_write_data(x1 & 0xff);
s5l_lcd_write_cmd(R_ROW_ADDR_SET); s5l_lcd_write_cmd(R_ROW_ADDR_SET);
s5l_lcd_write_data(y0); /* Start row */ s5l_lcd_write_data(y0 >> 8);
s5l_lcd_write_data(y1); /* End row */ s5l_lcd_write_data(y0 & 0xff);
s5l_lcd_write_data(y1 >> 8);
s5l_lcd_write_data(y1 & 0xff);
s5l_lcd_write_cmd(R_MEMORY_WRITE); s5l_lcd_write_cmd(R_MEMORY_WRITE);
} }