mirror of
https://github.com/FreeRTOS/FreeRTOS-Kernel.git
synced 2025-11-04 02:32:42 -05:00
50 lines
1.6 KiB
C
50 lines
1.6 KiB
C
/* Coldfire C Header File
|
|
* Copyright Freescale Semiconductor Inc
|
|
* All rights reserved.
|
|
*
|
|
* 2008/04/17 Revision: 0.2
|
|
*
|
|
* (c) Copyright UNIS, spol. s r.o. 1997-2008
|
|
* UNIS, spol. s r.o.
|
|
* Jundrovska 33
|
|
* 624 00 Brno
|
|
* Czech Republic
|
|
* http : www.processorexpert.com
|
|
* mail : info@processorexpert.com
|
|
*/
|
|
|
|
#ifndef __MCF52259_BWT_H__
|
|
#define __MCF52259_BWT_H__
|
|
|
|
|
|
/*********************************************************************
|
|
*
|
|
* Backup Watchdog Timer Module (BWT)
|
|
*
|
|
*********************************************************************/
|
|
|
|
/* Register read/write macros */
|
|
#define MCF_BWT_WCR (*(vuint16*)(0x40140000))
|
|
#define MCF_BWT_WMR (*(vuint16*)(0x40140002))
|
|
#define MCF_BWT_WCNTR (*(vuint16*)(0x40140004))
|
|
#define MCF_BWT_WSR (*(vuint16*)(0x40140006))
|
|
|
|
|
|
/* Bit definitions and macros for MCF_BWT_WCR */
|
|
#define MCF_BWT_WCR_EN (0x1)
|
|
#define MCF_BWT_WCR_DBG (0x2)
|
|
#define MCF_BWT_WCR_DOZE (0x4)
|
|
#define MCF_BWT_WCR_WAIT (0x8)
|
|
#define MCF_BWT_WCR_STOP (0x10)
|
|
|
|
/* Bit definitions and macros for MCF_BWT_WMR */
|
|
#define MCF_BWT_WMR_WM(x) (((x)&0xFFFF)<<0)
|
|
|
|
/* Bit definitions and macros for MCF_BWT_WCNTR */
|
|
#define MCF_BWT_WCNTR_WC(x) (((x)&0xFFFF)<<0)
|
|
|
|
/* Bit definitions and macros for MCF_BWT_WSR */
|
|
#define MCF_BWT_WSR_WS(x) (((x)&0xFFFF)<<0)
|
|
|
|
|
|
#endif /* __MCF52259_BWT_H__ */
|