mirror of
https://github.com/FreeRTOS/FreeRTOS-Kernel.git
synced 2025-05-04 12:21:15 -04:00
f218cf5680
- Complete the demo projects for the RX113 using IAR, GCC and Renesas compilers by including a basic UART CLI. Standard demo tasks: - Add some volatile qualifiers to variables in IntQueue.c.
253 lines
18 KiB
Plaintext
253 lines
18 KiB
Plaintext
[DebugChecksum]
|
|
Checksum=-1824360014
|
|
[CodeCoverage]
|
|
Enabled=_ 0
|
|
[Stack]
|
|
FillEnabled=0
|
|
OverflowWarningsEnabled=1
|
|
WarningThreshold=90
|
|
SpWarningsEnabled=1
|
|
WarnLogOnly=1
|
|
UseTrigger=1
|
|
TriggerName=main
|
|
LimitSize=0
|
|
ByteLimit=50
|
|
[CallStack]
|
|
ShowArgs=0
|
|
[Disassembly]
|
|
MixedMode=1
|
|
[E1/E20]
|
|
BlockBits=15
|
|
B0=1,0
|
|
B1=1,1024
|
|
B2=1,2048
|
|
B3=1,3072
|
|
StartEnabled=0
|
|
StartSymbol=
|
|
StopEnabled=0
|
|
StopSymbol=
|
|
RecordingCondition=0
|
|
TraceMode=0
|
|
TraceOutput=0
|
|
TraceType=0
|
|
TraceCapacity=0
|
|
TraceRestart=0
|
|
TraceTimeStamp=0
|
|
TraceTimestampDivision=0
|
|
TraceDataTransfer=1
|
|
TraceStackOperation=1
|
|
TraceStringOperation=1
|
|
TraceArithmeticalOperation=1
|
|
TraceLogicalOperation=1
|
|
TraceBitOperation=1
|
|
TraceFPU=1
|
|
TraceException=1
|
|
OperatingFrequency=0.000000
|
|
PerfEnabled=0
|
|
PerfCondition=0,0
|
|
PerfDisplayTime=0,0
|
|
PerfOnlyOnce=0,0
|
|
PerfUse64Bit=0
|
|
ChipName=R5F51138
|
|
PinMode=0
|
|
RegMode=0
|
|
Endian=0
|
|
ExtMemBlockNum=55
|
|
ExtMemEndian_000=0
|
|
ExtMemCondAccess_000=0
|
|
ExtMemEndian_001=0
|
|
ExtMemCondAccess_001=0
|
|
ExtMemEndian_002=0
|
|
ExtMemCondAccess_002=0
|
|
ExtMemEndian_003=0
|
|
ExtMemCondAccess_003=0
|
|
ExtMemEndian_004=0
|
|
ExtMemCondAccess_004=0
|
|
ExtMemEndian_005=0
|
|
ExtMemCondAccess_005=0
|
|
ExtMemEndian_006=0
|
|
ExtMemCondAccess_006=0
|
|
ExtMemEndian_007=0
|
|
ExtMemCondAccess_007=0
|
|
ExtMemEndian_008=0
|
|
ExtMemCondAccess_008=0
|
|
ExtMemEndian_009=0
|
|
ExtMemCondAccess_009=0
|
|
ExtMemEndian_010=0
|
|
ExtMemCondAccess_010=0
|
|
ExtMemEndian_011=0
|
|
ExtMemCondAccess_011=0
|
|
ExtMemEndian_012=0
|
|
ExtMemCondAccess_012=0
|
|
ExtMemEndian_013=0
|
|
ExtMemCondAccess_013=0
|
|
ExtMemEndian_014=0
|
|
ExtMemCondAccess_014=0
|
|
ExtMemEndian_015=0
|
|
ExtMemCondAccess_015=0
|
|
ExtMemEndian_016=0
|
|
ExtMemCondAccess_016=0
|
|
ExtMemEndian_017=0
|
|
ExtMemCondAccess_017=0
|
|
ExtMemEndian_018=0
|
|
ExtMemCondAccess_018=0
|
|
ExtMemEndian_019=0
|
|
ExtMemCondAccess_019=0
|
|
ExtMemEndian_020=0
|
|
ExtMemCondAccess_020=0
|
|
ExtMemEndian_021=0
|
|
ExtMemCondAccess_021=0
|
|
ExtMemEndian_022=0
|
|
ExtMemCondAccess_022=0
|
|
ExtMemEndian_023=0
|
|
ExtMemCondAccess_023=0
|
|
ExtMemEndian_024=0
|
|
ExtMemCondAccess_024=0
|
|
ExtMemEndian_025=0
|
|
ExtMemCondAccess_025=0
|
|
ExtMemEndian_026=0
|
|
ExtMemCondAccess_026=0
|
|
ExtMemEndian_027=0
|
|
ExtMemCondAccess_027=0
|
|
ExtMemEndian_028=0
|
|
ExtMemCondAccess_028=0
|
|
ExtMemEndian_029=0
|
|
ExtMemCondAccess_029=0
|
|
ExtMemEndian_030=0
|
|
ExtMemCondAccess_030=0
|
|
ExtMemEndian_031=0
|
|
ExtMemCondAccess_031=0
|
|
ExtMemEndian_032=0
|
|
ExtMemCondAccess_032=0
|
|
ExtMemEndian_033=0
|
|
ExtMemCondAccess_033=0
|
|
ExtMemEndian_034=0
|
|
ExtMemCondAccess_034=0
|
|
ExtMemEndian_035=0
|
|
ExtMemCondAccess_035=0
|
|
ExtMemEndian_036=0
|
|
ExtMemCondAccess_036=0
|
|
ExtMemEndian_037=0
|
|
ExtMemCondAccess_037=0
|
|
ExtMemEndian_038=0
|
|
ExtMemCondAccess_038=0
|
|
ExtMemEndian_039=0
|
|
ExtMemCondAccess_039=0
|
|
ExtMemEndian_040=0
|
|
ExtMemCondAccess_040=0
|
|
ExtMemEndian_041=0
|
|
ExtMemCondAccess_041=0
|
|
ExtMemEndian_042=0
|
|
ExtMemCondAccess_042=0
|
|
ExtMemEndian_043=0
|
|
ExtMemCondAccess_043=0
|
|
ExtMemEndian_044=0
|
|
ExtMemCondAccess_044=0
|
|
ExtMemEndian_045=0
|
|
ExtMemCondAccess_045=0
|
|
ExtMemEndian_046=0
|
|
ExtMemCondAccess_046=0
|
|
ExtMemEndian_047=0
|
|
ExtMemCondAccess_047=0
|
|
ExtMemEndian_048=0
|
|
ExtMemCondAccess_048=0
|
|
ExtMemEndian_049=0
|
|
ExtMemCondAccess_049=0
|
|
ExtMemEndian_050=0
|
|
ExtMemCondAccess_050=0
|
|
ExtMemEndian_051=0
|
|
ExtMemCondAccess_051=0
|
|
ExtMemEndian_052=0
|
|
ExtMemCondAccess_052=0
|
|
ExtMemEndian_053=0
|
|
ExtMemCondAccess_053=0
|
|
ExtMemEndian_054=0
|
|
ExtMemCondAccess_054=0
|
|
InputClock=16.000000
|
|
ICLK=32.000000
|
|
AllowClkSrcChange=1
|
|
WorkRamStart=4096
|
|
ComunicationSelect=1
|
|
UseExtal=1
|
|
JtagClock=10
|
|
FINE=2000000
|
|
EraseFlash=1,0
|
|
DebugFlags=0,0
|
|
EmulatorMode=0
|
|
PowerTargetFromEmulator=1
|
|
Voltage=0
|
|
UseExtFlashFile_0=0
|
|
ExtFlashFile_0=
|
|
EraseExtFlashBeforeDownload_0=0
|
|
UseExtFlashFile_1=0
|
|
ExtFlashFile_1=
|
|
EraseExtFlashBeforeDownload_1=0
|
|
UseExtFlashFile_2=0
|
|
ExtFlashFile_2=
|
|
EraseExtFlashBeforeDownload_2=0
|
|
UseExtFlashFile_3=0
|
|
ExtFlashFile_3=
|
|
EraseExtFlashBeforeDownload_3=0
|
|
NeedInitExtMem=0
|
|
NeedInit=1
|
|
[CallStackLog]
|
|
Enabled=0
|
|
[CallStackStripe]
|
|
ShowTiming=1
|
|
[InterruptLog]
|
|
LogEnabled=0
|
|
GraphEnabled=0
|
|
ShowTimeLog=1
|
|
SumEnabled=0
|
|
ShowTimeSum=1
|
|
SumSortOrder=0
|
|
[DataLog]
|
|
LogEnabled=0
|
|
GraphEnabled=0
|
|
ShowTimeLog=1
|
|
SumEnabled=0
|
|
ShowTimeSum=1
|
|
[Breakpoints2]
|
|
Count=0
|
|
[Interrupts]
|
|
Enabled=1
|
|
[MemoryMap]
|
|
Enabled=0
|
|
Base=0
|
|
UseAuto=0
|
|
TypeViolation=1
|
|
UnspecRange=1
|
|
ActionState=1
|
|
[Simulator]
|
|
Freq=98000000
|
|
[DataSample]
|
|
LogEnabled=0
|
|
GraphEnabled=0
|
|
ShowTimeLog=1
|
|
[DriverProfiling]
|
|
Enabled=0
|
|
Mode=1
|
|
Graph=0
|
|
Symbiont=0
|
|
Exclusions=
|
|
[Log file]
|
|
LoggingEnabled=_ 0
|
|
LogFile=_ ""
|
|
Category=_ 0
|
|
[TermIOLog]
|
|
LoggingEnabled=_ 0
|
|
LogFile=_ ""
|
|
[Breakpoints]
|
|
Bp0=_ "STD_CODE" "{$PROJ_DIR$\src\Full_Demo\main_full.c}.415.4" 1 0 0 0 "" 0 ""
|
|
Bp1=_ "STD_CODE" "{$PROJ_DIR$\..\Common\Minimal\IntQueue.c}.302.2" 1 0 0 0 "" 0 ""
|
|
Count=2
|
|
[Monitor Execution]
|
|
Leave target running=0
|
|
Release target=0
|
|
[Trace1]
|
|
Enabled=0
|
|
ShowSource=1
|
|
[Aliases]
|
|
Count=0
|
|
SuppressDialog=0
|