FreeRTOS-Kernel/FreeRTOS/Source/portable/RVDS
Richard Barry 73606369c4 Make Cortex-M0 set/clear interrupt flag from ISR functions nestable.
Don't reset the stack location when starting the scheduler in Cortex-M0 ports as the vector offset register is not implemented and XMC1000 devices have their application vector address somewhere other than 0x00.
2013-09-01 19:53:24 +00:00
..
ARM7_LPC21xx Add additional critical section to the default tickless implementations. 2013-07-24 09:45:17 +00:00
ARM_CA9 Add additional critical section to the default tickless implementations. 2013-07-24 09:45:17 +00:00
ARM_CM0 Make Cortex-M0 set/clear interrupt flag from ISR functions nestable. 2013-09-01 19:53:24 +00:00
ARM_CM3 Fix a few typos and remove the "register" keyword. 2013-08-16 13:31:54 +00:00
ARM_CM4F Fix a few typos and remove the "register" keyword. 2013-08-16 13:31:54 +00:00