| .. |
|
ARM7_AT91FR40008
|
CI-CD Updates (#768)
|
2023-09-05 14:24:04 -07:00 |
|
ARM7_AT91SAM7S
|
CI-CD Updates (#768)
|
2023-09-05 14:24:04 -07:00 |
|
ARM7_LPC23xx
|
CI-CD Updates (#768)
|
2023-09-05 14:24:04 -07:00 |
|
ARM7_LPC2000
|
CI-CD Updates (#768)
|
2023-09-05 14:24:04 -07:00 |
|
Arm_AARCH64
|
aarch64: Rename ARM_CA53_64_BIT/_SRE to Arm_AARCH64/_SRE (#822)
|
2023-10-31 10:06:39 +05:30 |
|
Arm_AARCH64_SRE
|
aarch64: Rename ARM_CA53_64_BIT/_SRE to Arm_AARCH64/_SRE (#822)
|
2023-10-31 10:06:39 +05:30 |
|
ARM_CA9
|
Update the memory alignment within the Cortex-A9 port asm code (#426)
|
2023-12-09 14:49:39 +05:30 |
|
ARM_CA53_64_BIT
|
aarch64: Rename ARM_CA53_64_BIT/_SRE to Arm_AARCH64/_SRE (#822)
|
2023-10-31 10:06:39 +05:30 |
|
ARM_CA53_64_BIT_SRE
|
aarch64: Rename ARM_CA53_64_BIT/_SRE to Arm_AARCH64/_SRE (#822)
|
2023-10-31 10:06:39 +05:30 |
|
ARM_CM0
|
Detect more startup config errors on Cortex M (#832)
|
2023-12-11 10:27:47 +05:30 |
|
ARM_CM3
|
Detect more startup config errors on Cortex M (#832)
|
2023-12-11 10:27:47 +05:30 |
|
ARM_CM3_MPU
|
Remove configTOTAL_MPU_REGIONS from M3 MPU port (#966)
|
2024-01-29 23:59:18 +05:30 |
|
ARM_CM4_MPU
|
use configSTACK_DEPTH_TYPE consequently (updated for 11.0.x) (#942)
|
2024-01-27 10:56:55 +05:30 |
|
ARM_CM4F
|
Detect more startup config errors on Cortex M (#832)
|
2023-12-11 10:27:47 +05:30 |
|
ARM_CM7
|
Detect more startup config errors on Cortex M (#832)
|
2023-12-11 10:27:47 +05:30 |
|
ARM_CM23
|
Add a check for configENABLE_MVE to M23, M33 ports (#968)
|
2024-01-30 10:43:53 +05:30 |
|
ARM_CM23_NTZ/non_secure
|
Add a check for configENABLE_MVE to M23, M33 ports (#968)
|
2024-01-30 10:43:53 +05:30 |
|
ARM_CM33
|
Add a check for configENABLE_MVE to M23, M33 ports (#968)
|
2024-01-30 10:43:53 +05:30 |
|
ARM_CM33_NTZ/non_secure
|
Add a check for configENABLE_MVE to M23, M33 ports (#968)
|
2024-01-30 10:43:53 +05:30 |
|
ARM_CM35P
|
Add a check for configENABLE_MVE to M23, M33 ports (#968)
|
2024-01-30 10:43:53 +05:30 |
|
ARM_CM35P_NTZ/non_secure
|
Add a check for configENABLE_MVE to M23, M33 ports (#968)
|
2024-01-30 10:43:53 +05:30 |
|
ARM_CM55
|
use configSTACK_DEPTH_TYPE consequently (updated for 11.0.x) (#942)
|
2024-01-27 10:56:55 +05:30 |
|
ARM_CM55_NTZ/non_secure
|
use configSTACK_DEPTH_TYPE consequently (updated for 11.0.x) (#942)
|
2024-01-27 10:56:55 +05:30 |
|
ARM_CM85
|
use configSTACK_DEPTH_TYPE consequently (updated for 11.0.x) (#942)
|
2024-01-27 10:56:55 +05:30 |
|
ARM_CM85_NTZ/non_secure
|
use configSTACK_DEPTH_TYPE consequently (updated for 11.0.x) (#942)
|
2024-01-27 10:56:55 +05:30 |
|
ARM_CR5
|
CI-CD Updates (#768)
|
2023-09-05 14:24:04 -07:00 |
|
ARM_CRx_MPU
|
Add in functions to enable and disable the MPU background region. Add the calls to it in the MPU Setup function. Change the port's scheduler running variable name so it is different from the Kernels. Fix two incorrect comments SPSR -> CPSR
|
2024-02-01 12:42:02 -05:00 |
|
ARM_CRx_No_GIC
|
CI-CD Updates (#768)
|
2023-09-05 14:24:04 -07:00 |
|
ATMega323
|
CI-CD Updates (#768)
|
2023-09-05 14:24:04 -07:00 |
|
AVR32_UC3
|
CI-CD Updates (#768)
|
2023-09-05 14:24:04 -07:00 |
|
AVR_AVRDx
|
Remove AVR ports from main repo (#394)
|
2021-09-14 19:25:46 -07:00 |
|
AVR_Mega0
|
Remove AVR ports from main repo (#394)
|
2021-09-14 19:25:46 -07:00 |
|
ColdFire_V2
|
Add trace hook macro for most ports (#794)
|
2023-09-20 16:19:42 +05:30 |
|
CORTUS_APS3
|
CI-CD Updates (#768)
|
2023-09-05 14:24:04 -07:00 |
|
H8S2329
|
CI-CD Updates (#768)
|
2023-09-05 14:24:04 -07:00 |
|
HCS12
|
CI-CD Updates (#768)
|
2023-09-05 14:24:04 -07:00 |
|
IA32_flat
|
CI-CD Updates (#768)
|
2023-09-05 14:24:04 -07:00 |
|
MCF5235
|
Replace two dashes and one whitespace with their corresponding ASCII characters. (#362)
|
2021-06-30 15:07:55 -07:00 |
|
MicroBlaze
|
CI-CD Updates (#768)
|
2023-09-05 14:24:04 -07:00 |
|
MicroBlazeV8
|
CI-CD Updates (#768)
|
2023-09-05 14:24:04 -07:00 |
|
MicroBlazeV9
|
Sync up MicroblazeV9 port with Xilinx tree (#220)
|
2024-01-25 22:21:44 -05:00 |
|
MSP430F449
|
GCC: MSP430F449: Fix pxPortInitialiseStack on EABI (#947)
|
2024-01-29 11:07:43 +05:30 |
|
NiosII
|
Add trace hook macro for most ports (#794)
|
2023-09-20 16:19:42 +05:30 |
|
PPC405_Xilinx
|
CI-CD Updates (#768)
|
2023-09-05 14:24:04 -07:00 |
|
PPC440_Xilinx
|
CI-CD Updates (#768)
|
2023-09-05 14:24:04 -07:00 |
|
RISC-V
|
Fix portSET_INTERRUPT_MASK_FROM_ISR definition for atomic operation (#940)
|
2024-01-03 15:47:05 +08:00 |
|
RL78
|
CI-CD Updates (#768)
|
2023-09-05 14:24:04 -07:00 |
|
RX100
|
Add portMEMORY_BARRIER() to RX MCU ports (#864)
|
2023-11-29 15:52:16 +05:30 |
|
RX200
|
Add portMEMORY_BARRIER() to RX MCU ports (#864)
|
2023-11-29 15:52:16 +05:30 |
|
RX600
|
Add portMEMORY_BARRIER() to RX MCU ports (#864)
|
2023-11-29 15:52:16 +05:30 |
|
RX600v2
|
Add portMEMORY_BARRIER() to RX MCU ports (#864)
|
2023-11-29 15:52:16 +05:30 |
|
RX700v3_DPFPU
|
Add portMEMORY_BARRIER() to RX MCU ports (#864)
|
2023-11-29 15:52:16 +05:30 |
|
STR75x
|
Add trace hook macro for most ports (#794)
|
2023-09-20 16:19:42 +05:30 |
|
TriCore_1782
|
CI-CD Updates (#768)
|
2023-09-05 14:24:04 -07:00 |
