mirror of
https://github.com/FreeRTOS/FreeRTOS-Kernel.git
synced 2025-12-11 06:05:18 -05:00
569c78fd8c
* Remove co-routine centric CORTEX_LM3S102_Rowley demos. Remove CORTEX_LM3S102_Rowley Demo2 and Demo3. Update Demo1 to no longer use coroutines. * Remove co-routines from MB91460_Softune demo * FreeRTOS_96348hs_SK16FX100PMC: Remove co-routine usage. Remove co-routine usage from FreeRTOS_96348hs_SK16FX100PMC demo. * MB96350_Softune_Dice_Kit: Remove co-routine usage Remove co-routines usage from MB96350_Softune_Dice_Kit demo * AVR_Dx_IAR: Remove co-routine usage * AVR_Dx_Atmel_Studio: Remove co-routine usage * PIC24_MPLAB: Remove autogenerated files and add to .gitignore * PIC24_MPLAB: Remove co-routine usage from demo * AVR_ATMega323_IAR: Remove co-routine usage * ColdFire_MCF52221_CodeWarrior: Remove coroutine usage * AVR_ATMega4809_MPLAB.X: Remove co-routine usage * AVR_ATMega4809_IAR: Remove co-routine usage * AVR_ATMega4809_Atmel_Studio: Remove coroutine usage * AVR_ATMega323_WinAVR: Remove coroutine usage * AVR_Dx_MPLAB.X: Remove coroutine usage * dsPIC_MPLAB: Remove coroutine usage * CORTEX_LM3S102_GCC: Remove coroutines and coroutine centric demos * CORTEX_LM3S102_GCC: Update makefile to discard unused symbols Allows fitting in the limited ram/flash for this part. * CORTEX_LM3S316_IAR: Remove coroutines * Demos: Remove references to crflash.c, crhook.c, crflash.h, crhook.h * Remove coroutine options from FreeRTOSConfig.h files * Xilinx: Remove backup file generated by revup utility * Demos: Remove Coroutine related config items and references * Format CBMC FreeRTOSConfig.h * Update URL from aws.amazon.com/freertos to github.com/FreeRTOS * Fix copyright year and license text * Fix license text in demo files * Update header check excluded path list * Add configBENCHMARK to lexicon
116 lines
3.9 KiB
C
116 lines
3.9 KiB
C
/*
|
|
* FreeRTOS V202112.00
|
|
* Copyright (C) 2020 Amazon.com, Inc. or its affiliates. All Rights Reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy of
|
|
* this software and associated documentation files (the "Software"), to deal in
|
|
* the Software without restriction, including without limitation the rights to
|
|
* use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
|
|
* the Software, and to permit persons to whom the Software is furnished to do so,
|
|
* subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in all
|
|
* copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
|
|
* FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
|
|
* COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
|
|
* IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* https://www.FreeRTOS.org
|
|
* https://github.com/FreeRTOS
|
|
*
|
|
*/
|
|
|
|
/*
|
|
* This file contains the non-portable and therefore RX62N specific parts of
|
|
* the IntQueue standard demo task - namely the configuration of the timers
|
|
* that generate the interrupts and the interrupt entry points.
|
|
*/
|
|
|
|
/* Scheduler includes. */
|
|
#include "FreeRTOS.h"
|
|
#include "task.h"
|
|
|
|
/* Demo includes. */
|
|
#include "IntQueueTimer.h"
|
|
#include "IntQueue.h"
|
|
|
|
/* Hardware specifics. */
|
|
#include "iodefine.h"
|
|
|
|
#define tmrTIMER_0_1_FREQUENCY ( 2000UL )
|
|
#define tmrTIMER_2_3_FREQUENCY ( 2001UL )
|
|
|
|
void vInitialiseTimerForIntQueueTest( void )
|
|
{
|
|
/* Ensure interrupts do not start until full configuration is complete. */
|
|
portENTER_CRITICAL();
|
|
{
|
|
/* Cascade two 8bit timer channels to generate the interrupts.
|
|
8bit timer unit 1 (TMR0 and TMR1) and 8bit timer unit 2 (TMR2 and TMR3 are
|
|
utilised for this test. */
|
|
|
|
/* Enable the timers. */
|
|
SYSTEM.MSTPCRA.BIT.MSTPA5 = 0;
|
|
SYSTEM.MSTPCRA.BIT.MSTPA4 = 0;
|
|
|
|
/* Enable compare match A interrupt request. */
|
|
TMR0.TCR.BIT.CMIEA = 1;
|
|
TMR2.TCR.BIT.CMIEA = 1;
|
|
|
|
/* Clear the timer on compare match A. */
|
|
TMR0.TCR.BIT.CCLR = 1;
|
|
TMR2.TCR.BIT.CCLR = 1;
|
|
|
|
/* Set the compare match value. */
|
|
TMR01.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 );
|
|
TMR23.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 );
|
|
|
|
/* 16 bit operation ( count from timer 1,2 ). */
|
|
TMR0.TCCR.BIT.CSS = 3;
|
|
TMR2.TCCR.BIT.CSS = 3;
|
|
|
|
/* Use PCLK as the input. */
|
|
TMR1.TCCR.BIT.CSS = 1;
|
|
TMR3.TCCR.BIT.CSS = 1;
|
|
|
|
/* Divide PCLK by 8. */
|
|
TMR1.TCCR.BIT.CKS = 2;
|
|
TMR3.TCCR.BIT.CKS = 2;
|
|
|
|
/* Enable TMR 0, 2 interrupts. */
|
|
IEN( TMR0, CMIA0 ) = 1;
|
|
IEN( TMR2, CMIA2 ) = 1;
|
|
|
|
/* Set the timer interrupts to be above the kernel. The interrupts are
|
|
assigned different priorities so they nest with each other. */
|
|
IPR( TMR0, CMIA0 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 1;
|
|
IPR( TMR2, CMIA2 ) = ( configMAX_SYSCALL_INTERRUPT_PRIORITY - 2 );
|
|
}
|
|
portEXIT_CRITICAL();
|
|
|
|
/* Ensure the interrupts are clear as they are edge detected. */
|
|
IR( TMR0, CMIA0 ) = 0;
|
|
IR( TMR2, CMIA2 ) = 0;
|
|
}
|
|
/*-----------------------------------------------------------*/
|
|
|
|
#pragma interrupt ( vT0_1InterruptHandler( vect = VECT_TMR0_CMIA0, enable ) )
|
|
void vT0_1InterruptHandler( void )
|
|
{
|
|
portYIELD_FROM_ISR( xFirstTimerHandler() );
|
|
}
|
|
/*-----------------------------------------------------------*/
|
|
|
|
#pragma interrupt ( vT2_3InterruptHandler( vect = VECT_TMR2_CMIA2, enable ) )
|
|
void vT2_3InterruptHandler( void )
|
|
{
|
|
portYIELD_FROM_ISR( xSecondTimerHandler() );
|
|
}
|
|
|
|
|
|
|
|
|