mirror of
https://github.com/FreeRTOS/FreeRTOS-Kernel.git
synced 2026-04-08 15:07:41 -04:00
* Clarify Cortex M7 r0p1 errata number in r0p1 specific port. * Add ARM Cortex M7 r0p0 / r0p1 Errata 837070 workaround to CM4 MPU ports. Optionally, enable the errata workaround by defining configTARGET_ARM_CM7_r0p0 or configTARGET_ARM_CM7_r0p1 in FreeRTOSConfig.h. * Add r0p1 errata support to IAR port as well Signed-off-by: Gaurav Aggarwal <aggarg@amazon.com> * Change macro name to configENABLE_ERRATA_837070_WORKAROUND Signed-off-by: Gaurav Aggarwal <aggarg@amazon.com> Co-authored-by: Gaurav Aggarwal <aggarg@amazon.com> |
||
|---|---|---|
| .. | ||
| 78K0R | ||
| ARM_CA5_No_GIC | ||
| ARM_CA9 | ||
| ARM_CM0 | ||
| ARM_CM3 | ||
| ARM_CM4F | ||
| ARM_CM4F_MPU | ||
| ARM_CM7 | ||
| ARM_CM23 | ||
| ARM_CM23_NTZ/non_secure | ||
| ARM_CM33 | ||
| ARM_CM33_NTZ/non_secure | ||
| ARM_CM55 | ||
| ARM_CM55_NTZ/non_secure | ||
| ARM_CRx_No_GIC | ||
| ATMega323 | ||
| AtmelSAM7S64 | ||
| AtmelSAM9XE | ||
| AVR32_UC3 | ||
| AVR_AVRDx | ||
| AVR_Mega0 | ||
| LPC2000 | ||
| MSP430 | ||
| MSP430X | ||
| RISC-V | ||
| RL78 | ||
| RX100 | ||
| RX600 | ||
| RX700v3_DPFPU | ||
| RXv2 | ||
| STR71x | ||
| STR75x | ||
| STR91x | ||
| V850ES | ||