mirror of
https://github.com/FreeRTOS/FreeRTOS-Kernel.git
synced 2025-10-16 09:47:44 -04:00
f06330768f
* Add Makefile project for RISC-V QEMU virtpc
This patch adds simple demo directory for QEMU virtpc machine.
A demo just prints Tx/Rx message of queue to serial port, use no
other hardware and use only primary core (currently hart0).
Other cores are simply going to wfi state and execute nothing else.
Example command is:
qemu-system-riscv32 -nographic -machine virt -net none \
-chardev stdio,id=con,mux=on -serial chardev:con \
-mon chardev=con,mode=readline -bios none \
-kernel demo.elf -smp cpus=2 -s
* Fix copyright and URLS of FreeRTOS
* Fix Makefile
* Add Readme.md
* Separate blinky demo from main code
Co-authored-by: alfred gedeon <alfred2g@hotmail.com>
Co-authored-by: Cobus van Eeden <35851496+cobusve@users.noreply.github.com>
Co-authored-by: Carl Lundin <53273776+lundinc2@users.noreply.github.com>
85 lines
2 KiB
ArmAsm
85 lines
2 KiB
ArmAsm
/*
|
|
* FreeRTOS Kernel V10.4.1
|
|
* Copyright (C) 2020 Amazon.com, Inc. or its affiliates. All Rights Reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy of
|
|
* this software and associated documentation files (the "Software"), to deal in
|
|
* the Software without restriction, including without limitation the rights to
|
|
* use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
|
|
* the Software, and to permit persons to whom the Software is furnished to do so,
|
|
* subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in all
|
|
* copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
|
|
* FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
|
|
* COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
|
|
* IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* https://www.FreeRTOS.org
|
|
* https://www.github.com/FreeRTOS
|
|
*
|
|
* 1 tab == 4 spaces!
|
|
*/
|
|
|
|
#include "riscv-virt.h"
|
|
|
|
.section .init
|
|
.globl _start
|
|
.type _start,@function
|
|
_start:
|
|
.cfi_startproc
|
|
.cfi_undefined ra
|
|
.option push
|
|
.option norelax
|
|
la gp, __global_pointer$
|
|
.option pop
|
|
|
|
// Continue primary hart
|
|
csrr a0, mhartid
|
|
li a1, PRIM_HART
|
|
bne a0, a1, secondary
|
|
|
|
// Primary hart
|
|
la sp, _stack_top
|
|
|
|
// Load data section
|
|
la a0, _data_lma
|
|
la a1, _data
|
|
la a2, _edata
|
|
bgeu a1, a2, 2f
|
|
1:
|
|
LOAD t0, (a0)
|
|
STOR t0, (a1)
|
|
addi a0, a0, REGSIZE
|
|
addi a1, a1, REGSIZE
|
|
bltu a1, a2, 1b
|
|
2:
|
|
|
|
// Clear bss section
|
|
la a0, _bss
|
|
la a1, _ebss
|
|
bgeu a0, a1, 2f
|
|
1:
|
|
STOR zero, (a0)
|
|
addi a0, a0, REGSIZE
|
|
bltu a0, a1, 1b
|
|
2:
|
|
|
|
// argc, argv, envp is 0
|
|
li a0, 0
|
|
li a1, 0
|
|
li a2, 0
|
|
jal main
|
|
1:
|
|
wfi
|
|
j 1b
|
|
|
|
secondary:
|
|
// TODO: Multicore is not supported
|
|
wfi
|
|
j secondary
|
|
.cfi_endproc
|