kar-rahul-aws
|
ef7b253b56
|
[AUTO][RELEASE]: Bump file header version to "10.6.2"
|
2023-11-29 14:13:51 +00:00 |
|
|
kar-rahul-aws
|
c5edc980c5
|
[AUTO][RELEASE]: Bump file header version to "10.6.1"
|
2023-08-17 17:14:06 +00:00 |
|
|
kar-rahul-aws
|
aec827831a
|
[AUTO][RELEASE]: Bump file header version to "10.6.0"
|
2023-07-13 11:45:32 +00:00 |
|
Jakub Lužný
|
d91cd6fd05
|
RISC-V: Add support for RV32E extension in GCC port (#543)
Co-authored-by: Joseph Julicher <jjulicher@mac.com>
|
2022-08-30 16:49:37 -07:00 |
|
Gaurav-Aggarwal-AWS
|
9efca75d1e
|
Riscv re-factoring (#444)
* Refactor RISCV port
Signed-off-by: Gaurav Aggarwal <aggarg@amazon.com>
* Changes to make re-factoring work on ESP32-C3
Signed-off-by: Gaurav Aggarwal <aggarg@amazon.com>
* Remove alignment and place handlers in separate sections
Signed-off-by: Gaurav Aggarwal <aggarg@amazon.com>
* Correct section names
This is needed so that the assemblers correctly recognizes functions.
Signed-off-by: Gaurav Aggarwal <aggarg@amazon.com>
* Move mtvec programming to the application
Signed-off-by: Gaurav Aggarwal <aggarg@amazon.com>
* Refactor mtimer udpate code
Signed-off-by: Gaurav Aggarwal <aggarg@amazon.com>
* Move critical nesting to port layer
Signed-off-by: Gaurav Aggarwal <aggarg@amazon.com>
* Respect configTASK_RETURN_ADDRESS
Signed-off-by: Gaurav Aggarwal <aggarg@amazon.com>
* Formatting changes
Signed-off-by: Gaurav Aggarwal <aggarg@amazon.com>
|
2022-01-26 17:55:01 -08:00 |
|