len0rd/FreeRTOS-Kernel
1
0
Fork 0
mirror of https://github.com/FreeRTOS/FreeRTOS-Kernel.git synced 2025-10-26 23:36:32 -04:00
Code Issues Projects Releases Packages Wiki Activity
2795 commits 3 branches 99 tags 214 MiB
Commit graph

3 commits

Author SHA1 Message Date
Yuhui Zheng
fa74f7dccf Removing writes to read-only PLIC interrupt pending registers. 
Signed-off-by: Yuhui Zheng <10982575+yuhui-zheng@users.noreply.github.com>
 2020-04-07 10:09:20 -07:00
Yuhui.Zheng
589dd9f149 Update version number in readiness for V10.3.0 release. Sync SVN with reviewed release candidate. 2020-02-07 20:14:50 +00:00
Richard Barry
dfc1bf8ec3 Rename RISC-V_RV32_SiFive_HiFive1-FreedomStudio directory to RISC-V_RV32_SiFive_HiFive1-RevB-FreedomStudio as it targets Rev B of the hardware. 2020-01-01 22:05:35 +00:00
Renamed from FreeRTOS/Demo/RISC-V_RV32_SiFive_HiFive1_FreedomStudio/main.c (Browse further)