Commit graph

2 commits

Author SHA1 Message Date
Yuhui Zheng 210b1ffcc8 Re-sync with upstream and stripping away none kernel related. 2020-02-10 13:45:57 -08:00
Richard Barry b2b1b09ea5 Fix bug in core_cm3.c atomic macros.
Rename the portable/GCC/RISC-V-RV32 directory to just RISC-V as also adding support for 64-bit cores.
2019-02-16 01:08:38 +00:00
Renamed from FreeRTOS/Source/portable/GCC/RISC-V-RV32/readme.txt (Browse further)