len0rd/FreeRTOS-Kernel
1
0
Fork 0
mirror of https://github.com/FreeRTOS/FreeRTOS-Kernel.git synced 2025-09-02 04:13:54 -04:00
Code Issues Projects Releases Packages Wiki Activity

Add FreeRTOS-Plus directory.

Browse source
This commit is contained in:
Richard Barry 2012-08-11 21:34:11 +00:00
parent 7bd5f21ad5
commit f508a5f653
6798 changed files with 134949 additions and 19 deletions
Download patch file Download diff file Expand all files Collapse all files

42
FreeRTOS/Demo/ColdFire_MCF52233_Eclipse/RTOSDemo/MCF5223x/MCF52235_EPHY.h Normal file
View file

@ -0,0 +1,42 @@
/* Coldfire C Header File
* Copyright Freescale Semiconductor Inc
* All rights reserved.
*
* 2007/03/19 Revision: 0.91
*/
#ifndef __MCF52235_EPHY_H__
#define __MCF52235_EPHY_H__
/*********************************************************************
*
* Ethernet Physical Transceiver (EPHY)
*
*********************************************************************/
/* Register read/write macros */
#define MCF_EPHY_EPHYCTL0 (*(vuint8 *)(&__IPSBAR[0x1E0000]))
#define MCF_EPHY_EPHYCTL1 (*(vuint8 *)(&__IPSBAR[0x1E0001]))
#define MCF_EPHY_EPHYSR (*(vuint8 *)(&__IPSBAR[0x1E0002]))
/* Bit definitions and macros for MCF_EPHY_EPHYCTL0 */
#define MCF_EPHY_EPHYCTL0_EPHYIEN (0x1)
#define MCF_EPHY_EPHYCTL0_EPHYWAI (0x4)
#define MCF_EPHY_EPHYCTL0_LEDEN (0x8)
#define MCF_EPHY_EPHYCTL0_DIS10 (0x10)
#define MCF_EPHY_EPHYCTL0_DIS100 (0x20)
#define MCF_EPHY_EPHYCTL0_ANDIS (0x40)
#define MCF_EPHY_EPHYCTL0_EPHYEN (0x80)
/* Bit definitions and macros for MCF_EPHY_EPHYCTL1 */
#define MCF_EPHY_EPHYCTL1_PHYADD(x) (((x)&0x1F)<<0)
/* Bit definitions and macros for MCF_EPHY_EPHYSR */
#define MCF_EPHY_EPHYSR_EPHYIF (0x1)
#define MCF_EPHY_EPHYSR_10DIS (0x10)
#define MCF_EPHY_EPHYSR_100DIS (0x20)
#endif /* __MCF52235_EPHY_H__ */