mirror of
https://github.com/FreeRTOS/FreeRTOS-Kernel.git
synced 2025-08-19 17:48:33 -04:00
Add FreeRTOS-Plus directory.
This commit is contained in:
parent
7bd5f21ad5
commit
f508a5f653
6798 changed files with 134949 additions and 19 deletions
|
@ -0,0 +1,482 @@
|
|||
/******************** (C) COPYRIGHT 2009 STMicroelectronics ********************
|
||||
* File Name : spi_flash.c
|
||||
* Author : MCD Application Team
|
||||
* Version : V2.0.0
|
||||
* Date : 04/27/2009
|
||||
* Description : This file provides a set of functions needed to manage the
|
||||
* communication between SPI peripheral and SPI M25P64 FLASH.
|
||||
********************************************************************************
|
||||
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
|
||||
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
|
||||
* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
|
||||
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
|
||||
* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
|
||||
* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
|
||||
*******************************************************************************/
|
||||
|
||||
/* Includes ------------------------------------------------------------------*/
|
||||
#include "SPI_Flash_ST_Eval.h"
|
||||
|
||||
/* Private typedef -----------------------------------------------------------*/
|
||||
#define SPI_FLASH_PageSize 0x100
|
||||
|
||||
/* Private define ------------------------------------------------------------*/
|
||||
#define WRITE 0x02 /* Write to Memory instruction */
|
||||
#define WRSR 0x01 /* Write Status Register instruction */
|
||||
#define WREN 0x06 /* Write enable instruction */
|
||||
|
||||
#define READ 0x03 /* Read from Memory instruction */
|
||||
#define RDSR 0x05 /* Read Status Register instruction */
|
||||
#define RDID 0x9F /* Read identification */
|
||||
#define SE 0xD8 /* Sector Erase instruction */
|
||||
#define BE 0xC7 /* Bulk Erase instruction */
|
||||
|
||||
#define WIP_Flag 0x01 /* Write In Progress (WIP) flag */
|
||||
|
||||
#define Dummy_Byte 0xA5
|
||||
|
||||
/* Private macro -------------------------------------------------------------*/
|
||||
/* Private variables ---------------------------------------------------------*/
|
||||
/* Private function prototypes -----------------------------------------------*/
|
||||
/* Private functions ---------------------------------------------------------*/
|
||||
|
||||
/*******************************************************************************
|
||||
* Function Name : SPI_FLASH_Init
|
||||
* Description : Initializes the peripherals used by the SPI FLASH driver.
|
||||
* Input : None
|
||||
* Output : None
|
||||
* Return : None
|
||||
*******************************************************************************/
|
||||
void SPI_FLASH_Init(void)
|
||||
{
|
||||
SPI_InitTypeDef SPI_InitStructure;
|
||||
GPIO_InitTypeDef GPIO_InitStructure;
|
||||
|
||||
/* Enable SPI1 and GPIO clocks */
|
||||
RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1 | RCC_APB2Periph_GPIOA |
|
||||
RCC_APB2Periph_GPIO_CS, ENABLE);
|
||||
|
||||
/* Configure SPI1 pins: SCK, MISO and MOSI */
|
||||
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_6 | GPIO_Pin_7;
|
||||
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
|
||||
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
|
||||
GPIO_Init(GPIOA, &GPIO_InitStructure);
|
||||
|
||||
/* Configure I/O for Flash Chip select */
|
||||
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_CS;
|
||||
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
|
||||
GPIO_Init(GPIO_CS, &GPIO_InitStructure);
|
||||
|
||||
/* Deselect the FLASH: Chip Select high */
|
||||
SPI_FLASH_CS_HIGH();
|
||||
|
||||
/* SPI1 configuration */
|
||||
SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
|
||||
SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
|
||||
SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
|
||||
SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
|
||||
SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
|
||||
SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
|
||||
SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
|
||||
SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
|
||||
SPI_InitStructure.SPI_CRCPolynomial = 7;
|
||||
SPI_Init(SPI1, &SPI_InitStructure);
|
||||
|
||||
/* Enable SPI1 */
|
||||
SPI_Cmd(SPI1, ENABLE);
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Function Name : SPI_FLASH_SectorErase
|
||||
* Description : Erases the specified FLASH sector.
|
||||
* Input : SectorAddr: address of the sector to erase.
|
||||
* Output : None
|
||||
* Return : None
|
||||
*******************************************************************************/
|
||||
void SPI_FLASH_SectorErase(uint32_t SectorAddr)
|
||||
{
|
||||
/* Send write enable instruction */
|
||||
SPI_FLASH_WriteEnable();
|
||||
|
||||
/* Sector Erase */
|
||||
/* Select the FLASH: Chip Select low */
|
||||
SPI_FLASH_CS_LOW();
|
||||
/* Send Sector Erase instruction */
|
||||
SPI_FLASH_SendByte(SE);
|
||||
/* Send SectorAddr high nibble address byte */
|
||||
SPI_FLASH_SendByte((SectorAddr & 0xFF0000) >> 16);
|
||||
/* Send SectorAddr medium nibble address byte */
|
||||
SPI_FLASH_SendByte((SectorAddr & 0xFF00) >> 8);
|
||||
/* Send SectorAddr low nibble address byte */
|
||||
SPI_FLASH_SendByte(SectorAddr & 0xFF);
|
||||
/* Deselect the FLASH: Chip Select high */
|
||||
SPI_FLASH_CS_HIGH();
|
||||
|
||||
/* Wait the end of Flash writing */
|
||||
SPI_FLASH_WaitForWriteEnd();
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Function Name : SPI_FLASH_BulkErase
|
||||
* Description : Erases the entire FLASH.
|
||||
* Input : None
|
||||
* Output : None
|
||||
* Return : None
|
||||
*******************************************************************************/
|
||||
void SPI_FLASH_BulkErase(void)
|
||||
{
|
||||
/* Send write enable instruction */
|
||||
SPI_FLASH_WriteEnable();
|
||||
|
||||
/* Bulk Erase */
|
||||
/* Select the FLASH: Chip Select low */
|
||||
SPI_FLASH_CS_LOW();
|
||||
/* Send Bulk Erase instruction */
|
||||
SPI_FLASH_SendByte(BE);
|
||||
/* Deselect the FLASH: Chip Select high */
|
||||
SPI_FLASH_CS_HIGH();
|
||||
|
||||
/* Wait the end of Flash writing */
|
||||
SPI_FLASH_WaitForWriteEnd();
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Function Name : SPI_FLASH_PageWrite
|
||||
* Description : Writes more than one byte to the FLASH with a single WRITE
|
||||
* cycle(Page WRITE sequence). The number of byte can't exceed
|
||||
* the FLASH page size.
|
||||
* Input : - pBuffer : pointer to the buffer containing the data to be
|
||||
* written to the FLASH.
|
||||
* - WriteAddr : FLASH's internal address to write to.
|
||||
* - NumByteToWrite : number of bytes to write to the FLASH,
|
||||
* must be equal or less than "SPI_FLASH_PageSize" value.
|
||||
* Output : None
|
||||
* Return : None
|
||||
*******************************************************************************/
|
||||
void SPI_FLASH_PageWrite(uint8_t* pBuffer, uint32_t WriteAddr, uint16_t NumByteToWrite)
|
||||
{
|
||||
/* Enable the write access to the FLASH */
|
||||
SPI_FLASH_WriteEnable();
|
||||
|
||||
/* Select the FLASH: Chip Select low */
|
||||
SPI_FLASH_CS_LOW();
|
||||
/* Send "Write to Memory " instruction */
|
||||
SPI_FLASH_SendByte(WRITE);
|
||||
/* Send WriteAddr high nibble address byte to write to */
|
||||
SPI_FLASH_SendByte((WriteAddr & 0xFF0000) >> 16);
|
||||
/* Send WriteAddr medium nibble address byte to write to */
|
||||
SPI_FLASH_SendByte((WriteAddr & 0xFF00) >> 8);
|
||||
/* Send WriteAddr low nibble address byte to write to */
|
||||
SPI_FLASH_SendByte(WriteAddr & 0xFF);
|
||||
|
||||
/* while there is data to be written on the FLASH */
|
||||
while (NumByteToWrite--)
|
||||
{
|
||||
/* Send the current byte */
|
||||
SPI_FLASH_SendByte(*pBuffer);
|
||||
/* Point on the next byte to be written */
|
||||
pBuffer++;
|
||||
}
|
||||
|
||||
/* Deselect the FLASH: Chip Select high */
|
||||
SPI_FLASH_CS_HIGH();
|
||||
|
||||
/* Wait the end of Flash writing */
|
||||
SPI_FLASH_WaitForWriteEnd();
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Function Name : SPI_FLASH_BufferWrite
|
||||
* Description : Writes block of data to the FLASH. In this function, the
|
||||
* number of WRITE cycles are reduced, using Page WRITE sequence.
|
||||
* Input : - pBuffer : pointer to the buffer containing the data to be
|
||||
* written to the FLASH.
|
||||
* - WriteAddr : FLASH's internal address to write to.
|
||||
* - NumByteToWrite : number of bytes to write to the FLASH.
|
||||
* Output : None
|
||||
* Return : None
|
||||
*******************************************************************************/
|
||||
void SPI_FLASH_BufferWrite(uint8_t* pBuffer, uint32_t WriteAddr, uint16_t NumByteToWrite)
|
||||
{
|
||||
uint8_t NumOfPage = 0, NumOfSingle = 0, Addr = 0, count = 0, temp = 0;
|
||||
|
||||
Addr = WriteAddr % SPI_FLASH_PageSize;
|
||||
count = SPI_FLASH_PageSize - Addr;
|
||||
NumOfPage = NumByteToWrite / SPI_FLASH_PageSize;
|
||||
NumOfSingle = NumByteToWrite % SPI_FLASH_PageSize;
|
||||
|
||||
if (Addr == 0) /* WriteAddr is SPI_FLASH_PageSize aligned */
|
||||
{
|
||||
if (NumOfPage == 0) /* NumByteToWrite < SPI_FLASH_PageSize */
|
||||
{
|
||||
SPI_FLASH_PageWrite(pBuffer, WriteAddr, NumByteToWrite);
|
||||
}
|
||||
else /* NumByteToWrite > SPI_FLASH_PageSize */
|
||||
{
|
||||
while (NumOfPage--)
|
||||
{
|
||||
SPI_FLASH_PageWrite(pBuffer, WriteAddr, SPI_FLASH_PageSize);
|
||||
WriteAddr += SPI_FLASH_PageSize;
|
||||
pBuffer += SPI_FLASH_PageSize;
|
||||
}
|
||||
|
||||
SPI_FLASH_PageWrite(pBuffer, WriteAddr, NumOfSingle);
|
||||
}
|
||||
}
|
||||
else /* WriteAddr is not SPI_FLASH_PageSize aligned */
|
||||
{
|
||||
if (NumOfPage == 0) /* NumByteToWrite < SPI_FLASH_PageSize */
|
||||
{
|
||||
if (NumOfSingle > count) /* (NumByteToWrite + WriteAddr) > SPI_FLASH_PageSize */
|
||||
{
|
||||
temp = NumOfSingle - count;
|
||||
|
||||
SPI_FLASH_PageWrite(pBuffer, WriteAddr, count);
|
||||
WriteAddr += count;
|
||||
pBuffer += count;
|
||||
|
||||
SPI_FLASH_PageWrite(pBuffer, WriteAddr, temp);
|
||||
}
|
||||
else
|
||||
{
|
||||
SPI_FLASH_PageWrite(pBuffer, WriteAddr, NumByteToWrite);
|
||||
}
|
||||
}
|
||||
else /* NumByteToWrite > SPI_FLASH_PageSize */
|
||||
{
|
||||
NumByteToWrite -= count;
|
||||
NumOfPage = NumByteToWrite / SPI_FLASH_PageSize;
|
||||
NumOfSingle = NumByteToWrite % SPI_FLASH_PageSize;
|
||||
|
||||
SPI_FLASH_PageWrite(pBuffer, WriteAddr, count);
|
||||
WriteAddr += count;
|
||||
pBuffer += count;
|
||||
|
||||
while (NumOfPage--)
|
||||
{
|
||||
SPI_FLASH_PageWrite(pBuffer, WriteAddr, SPI_FLASH_PageSize);
|
||||
WriteAddr += SPI_FLASH_PageSize;
|
||||
pBuffer += SPI_FLASH_PageSize;
|
||||
}
|
||||
|
||||
if (NumOfSingle != 0)
|
||||
{
|
||||
SPI_FLASH_PageWrite(pBuffer, WriteAddr, NumOfSingle);
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Function Name : SPI_FLASH_BufferRead
|
||||
* Description : Reads a block of data from the FLASH.
|
||||
* Input : - pBuffer : pointer to the buffer that receives the data read
|
||||
* from the FLASH.
|
||||
* - ReadAddr : FLASH's internal address to read from.
|
||||
* - NumByteToRead : number of bytes to read from the FLASH.
|
||||
* Output : None
|
||||
* Return : None
|
||||
*******************************************************************************/
|
||||
void SPI_FLASH_BufferRead(uint8_t* pBuffer, uint32_t ReadAddr, uint16_t NumByteToRead)
|
||||
{
|
||||
/* Select the FLASH: Chip Select low */
|
||||
SPI_FLASH_CS_LOW();
|
||||
|
||||
/* Send "Read from Memory " instruction */
|
||||
SPI_FLASH_SendByte(READ);
|
||||
|
||||
/* Send ReadAddr high nibble address byte to read from */
|
||||
SPI_FLASH_SendByte((ReadAddr & 0xFF0000) >> 16);
|
||||
/* Send ReadAddr medium nibble address byte to read from */
|
||||
SPI_FLASH_SendByte((ReadAddr& 0xFF00) >> 8);
|
||||
/* Send ReadAddr low nibble address byte to read from */
|
||||
SPI_FLASH_SendByte(ReadAddr & 0xFF);
|
||||
|
||||
while (NumByteToRead--) /* while there is data to be read */
|
||||
{
|
||||
/* Read a byte from the FLASH */
|
||||
*pBuffer = SPI_FLASH_SendByte(Dummy_Byte);
|
||||
/* Point to the next location where the byte read will be saved */
|
||||
pBuffer++;
|
||||
}
|
||||
|
||||
/* Deselect the FLASH: Chip Select high */
|
||||
SPI_FLASH_CS_HIGH();
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Function Name : SPI_FLASH_ReadID
|
||||
* Description : Reads FLASH identification.
|
||||
* Input : None
|
||||
* Output : None
|
||||
* Return : FLASH identification
|
||||
*******************************************************************************/
|
||||
uint32_t SPI_FLASH_ReadID(void)
|
||||
{
|
||||
uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
|
||||
|
||||
/* Select the FLASH: Chip Select low */
|
||||
SPI_FLASH_CS_LOW();
|
||||
|
||||
/* Send "RDID " instruction */
|
||||
SPI_FLASH_SendByte(0x9F);
|
||||
|
||||
/* Read a byte from the FLASH */
|
||||
Temp0 = SPI_FLASH_SendByte(Dummy_Byte);
|
||||
|
||||
/* Read a byte from the FLASH */
|
||||
Temp1 = SPI_FLASH_SendByte(Dummy_Byte);
|
||||
|
||||
/* Read a byte from the FLASH */
|
||||
Temp2 = SPI_FLASH_SendByte(Dummy_Byte);
|
||||
|
||||
/* Deselect the FLASH: Chip Select high */
|
||||
SPI_FLASH_CS_HIGH();
|
||||
|
||||
Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
|
||||
|
||||
return Temp;
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Function Name : SPI_FLASH_StartReadSequence
|
||||
* Description : Initiates a read data byte (READ) sequence from the Flash.
|
||||
* This is done by driving the /CS line low to select the device,
|
||||
* then the READ instruction is transmitted followed by 3 bytes
|
||||
* address. This function exit and keep the /CS line low, so the
|
||||
* Flash still being selected. With this technique the whole
|
||||
* content of the Flash is read with a single READ instruction.
|
||||
* Input : - ReadAddr : FLASH's internal address to read from.
|
||||
* Output : None
|
||||
* Return : None
|
||||
*******************************************************************************/
|
||||
void SPI_FLASH_StartReadSequence(uint32_t ReadAddr)
|
||||
{
|
||||
/* Select the FLASH: Chip Select low */
|
||||
SPI_FLASH_CS_LOW();
|
||||
|
||||
/* Send "Read from Memory " instruction */
|
||||
SPI_FLASH_SendByte(READ);
|
||||
|
||||
/* Send the 24-bit address of the address to read from -----------------------*/
|
||||
/* Send ReadAddr high nibble address byte */
|
||||
SPI_FLASH_SendByte((ReadAddr & 0xFF0000) >> 16);
|
||||
/* Send ReadAddr medium nibble address byte */
|
||||
SPI_FLASH_SendByte((ReadAddr& 0xFF00) >> 8);
|
||||
/* Send ReadAddr low nibble address byte */
|
||||
SPI_FLASH_SendByte(ReadAddr & 0xFF);
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Function Name : SPI_FLASH_ReadByte
|
||||
* Description : Reads a byte from the SPI Flash.
|
||||
* This function must be used only if the Start_Read_Sequence
|
||||
* function has been previously called.
|
||||
* Input : None
|
||||
* Output : None
|
||||
* Return : Byte Read from the SPI Flash.
|
||||
*******************************************************************************/
|
||||
uint8_t SPI_FLASH_ReadByte(void)
|
||||
{
|
||||
return (SPI_FLASH_SendByte(Dummy_Byte));
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Function Name : SPI_FLASH_SendByte
|
||||
* Description : Sends a byte through the SPI interface and return the byte
|
||||
* received from the SPI bus.
|
||||
* Input : byte : byte to send.
|
||||
* Output : None
|
||||
* Return : The value of the received byte.
|
||||
*******************************************************************************/
|
||||
uint8_t SPI_FLASH_SendByte(uint8_t byte)
|
||||
{
|
||||
/* Loop while DR register in not emplty */
|
||||
while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET);
|
||||
|
||||
/* Send byte through the SPI1 peripheral */
|
||||
SPI_I2S_SendData(SPI1, byte);
|
||||
|
||||
/* Wait to receive a byte */
|
||||
while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET);
|
||||
|
||||
/* Return the byte read from the SPI bus */
|
||||
return SPI_I2S_ReceiveData(SPI1);
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Function Name : SPI_FLASH_SendHalfWord
|
||||
* Description : Sends a Half Word through the SPI interface and return the
|
||||
* Half Word received from the SPI bus.
|
||||
* Input : Half Word : Half Word to send.
|
||||
* Output : None
|
||||
* Return : The value of the received Half Word.
|
||||
*******************************************************************************/
|
||||
uint16_t SPI_FLASH_SendHalfWord(uint16_t HalfWord)
|
||||
{
|
||||
/* Loop while DR register in not emplty */
|
||||
while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET);
|
||||
|
||||
/* Send Half Word through the SPI1 peripheral */
|
||||
SPI_I2S_SendData(SPI1, HalfWord);
|
||||
|
||||
/* Wait to receive a Half Word */
|
||||
while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET);
|
||||
|
||||
/* Return the Half Word read from the SPI bus */
|
||||
return SPI_I2S_ReceiveData(SPI1);
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Function Name : SPI_FLASH_WriteEnable
|
||||
* Description : Enables the write access to the FLASH.
|
||||
* Input : None
|
||||
* Output : None
|
||||
* Return : None
|
||||
*******************************************************************************/
|
||||
void SPI_FLASH_WriteEnable(void)
|
||||
{
|
||||
/* Select the FLASH: Chip Select low */
|
||||
SPI_FLASH_CS_LOW();
|
||||
|
||||
/* Send "Write Enable" instruction */
|
||||
SPI_FLASH_SendByte(WREN);
|
||||
|
||||
/* Deselect the FLASH: Chip Select high */
|
||||
SPI_FLASH_CS_HIGH();
|
||||
}
|
||||
|
||||
/*******************************************************************************
|
||||
* Function Name : SPI_FLASH_WaitForWriteEnd
|
||||
* Description : Polls the status of the Write In Progress (WIP) flag in the
|
||||
* FLASH's status register and loop until write opertaion
|
||||
* has completed.
|
||||
* Input : None
|
||||
* Output : None
|
||||
* Return : None
|
||||
*******************************************************************************/
|
||||
void SPI_FLASH_WaitForWriteEnd(void)
|
||||
{
|
||||
uint8_t FLASH_Status = 0;
|
||||
|
||||
/* Select the FLASH: Chip Select low */
|
||||
SPI_FLASH_CS_LOW();
|
||||
|
||||
/* Send "Read Status Register" instruction */
|
||||
SPI_FLASH_SendByte(RDSR);
|
||||
|
||||
/* Loop as long as the memory is busy with a write cycle */
|
||||
do
|
||||
{
|
||||
/* Send a dummy byte to generate the clock needed by the FLASH
|
||||
and put the value of the status register in FLASH_Status variable */
|
||||
FLASH_Status = SPI_FLASH_SendByte(Dummy_Byte);
|
||||
|
||||
}
|
||||
while ((FLASH_Status & WIP_Flag) == SET); /* Write in progress */
|
||||
|
||||
/* Deselect the FLASH: Chip Select high */
|
||||
SPI_FLASH_CS_HIGH();
|
||||
}
|
||||
|
||||
/******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE****/
|
|
@ -0,0 +1,75 @@
|
|||
/******************** (C) COPYRIGHT 2009 STMicroelectronics ********************
|
||||
* File Name : spi_flash.h
|
||||
* Author : MCD Application Team
|
||||
* Version : V2.0.0
|
||||
* Date : 04/27/2009
|
||||
* Description : Header for spi_flash.c file.
|
||||
********************************************************************************
|
||||
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
|
||||
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
|
||||
* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
|
||||
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
|
||||
* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
|
||||
* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
|
||||
*******************************************************************************/
|
||||
|
||||
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||
#ifndef __SPI_FLASH_H
|
||||
#define __SPI_FLASH_H
|
||||
|
||||
/* Includes ------------------------------------------------------------------*/
|
||||
#include "stm32f10x.h"
|
||||
#include "stm32f10x_spi.h"
|
||||
#include "stm32f10x_gpio.h"
|
||||
#include "stm32f10x_rcc.h"
|
||||
|
||||
#define uint32_t unsigned long
|
||||
#define uint8_t unsigned char
|
||||
#define uint16_t unsigned short
|
||||
|
||||
/* Exported types ------------------------------------------------------------*/
|
||||
/* Exported constants --------------------------------------------------------*/
|
||||
/* Uncomment the line corresponding to the STMicroelectronics evaluation board
|
||||
used to run the example */
|
||||
#if !defined (USE_STM3210B_EVAL) && !defined (USE_STM3210E_EVAL)
|
||||
//#define USE_STM3210B_EVAL
|
||||
#define USE_STM3210E_EVAL
|
||||
#endif
|
||||
|
||||
#ifdef USE_STM3210B_EVAL
|
||||
#define GPIO_CS GPIOA
|
||||
#define RCC_APB2Periph_GPIO_CS RCC_APB2Periph_GPIOA
|
||||
#define GPIO_Pin_CS GPIO_Pin_4
|
||||
#else /* USE_STM3210E_EVAL */
|
||||
#define GPIO_CS GPIOB
|
||||
#define RCC_APB2Periph_GPIO_CS RCC_APB2Periph_GPIOB
|
||||
#define GPIO_Pin_CS GPIO_Pin_2
|
||||
#endif
|
||||
|
||||
/* Exported macro ------------------------------------------------------------*/
|
||||
/* Select SPI FLASH: Chip Select pin low */
|
||||
#define SPI_FLASH_CS_LOW() __asm volatile( "NOP" );__asm volatile( "NOP" );__asm volatile( "NOP" );__asm volatile( "NOP" );GPIO_ResetBits(GPIO_CS, GPIO_Pin_CS);__asm volatile( "NOP" );__asm volatile( "NOP" );__asm volatile( "NOP" );__asm volatile( "NOP" )
|
||||
/* Deselect SPI FLASH: Chip Select pin high */
|
||||
#define SPI_FLASH_CS_HIGH() __asm volatile( "NOP" );__asm volatile( "NOP" );__asm volatile( "NOP" );__asm volatile( "NOP" );GPIO_SetBits(GPIO_CS, GPIO_Pin_CS);__asm volatile( "NOP" );__asm volatile( "NOP" );__asm volatile( "NOP" );__asm volatile( "NOP" )
|
||||
|
||||
/* Exported functions ------------------------------------------------------- */
|
||||
/*----- High layer function -----*/
|
||||
void SPI_FLASH_Init(void);
|
||||
void SPI_FLASH_SectorErase(uint32_t SectorAddr);
|
||||
void SPI_FLASH_BulkErase(void);
|
||||
void SPI_FLASH_PageWrite(uint8_t* pBuffer, uint32_t WriteAddr, uint16_t NumByteToWrite);
|
||||
void SPI_FLASH_BufferWrite(uint8_t* pBuffer, uint32_t WriteAddr, uint16_t NumByteToWrite);
|
||||
void SPI_FLASH_BufferRead(uint8_t* pBuffer, uint32_t ReadAddr, uint16_t NumByteToRead);
|
||||
uint32_t SPI_FLASH_ReadID(void);
|
||||
void SPI_FLASH_StartReadSequence(uint32_t ReadAddr);
|
||||
|
||||
/*----- Low layer function -----*/
|
||||
uint8_t SPI_FLASH_ReadByte(void);
|
||||
uint8_t SPI_FLASH_SendByte(uint8_t byte);
|
||||
uint16_t SPI_FLASH_SendHalfWord(uint16_t HalfWord);
|
||||
void SPI_FLASH_WriteEnable(void);
|
||||
void SPI_FLASH_WaitForWriteEnd(void);
|
||||
|
||||
#endif /* __SPI_FLASH_H */
|
||||
|
||||
/******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE****/
|
339
FreeRTOS/Demo/CORTEX_STM32F103_GCC_Rowley/Drivers/STM32_USART.c
Normal file
339
FreeRTOS/Demo/CORTEX_STM32F103_GCC_Rowley/Drivers/STM32_USART.c
Normal file
|
@ -0,0 +1,339 @@
|
|||
/*
|
||||
FreeRTOS V7.1.1 - Copyright (C) 2012 Real Time Engineers Ltd.
|
||||
|
||||
|
||||
***************************************************************************
|
||||
* *
|
||||
* FreeRTOS tutorial books are available in pdf and paperback. *
|
||||
* Complete, revised, and edited pdf reference manuals are also *
|
||||
* available. *
|
||||
* *
|
||||
* Purchasing FreeRTOS documentation will not only help you, by *
|
||||
* ensuring you get running as quickly as possible and with an *
|
||||
* in-depth knowledge of how to use FreeRTOS, it will also help *
|
||||
* the FreeRTOS project to continue with its mission of providing *
|
||||
* professional grade, cross platform, de facto standard solutions *
|
||||
* for microcontrollers - completely free of charge! *
|
||||
* *
|
||||
* >>> See http://www.FreeRTOS.org/Documentation for details. <<< *
|
||||
* *
|
||||
* Thank you for using FreeRTOS, and thank you for your support! *
|
||||
* *
|
||||
***************************************************************************
|
||||
|
||||
|
||||
This file is part of the FreeRTOS distribution.
|
||||
|
||||
FreeRTOS is free software; you can redistribute it and/or modify it under
|
||||
the terms of the GNU General Public License (version 2) as published by the
|
||||
Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
|
||||
>>>NOTE<<< The modification to the GPL is included to allow you to
|
||||
distribute a combined work that includes FreeRTOS without being obliged to
|
||||
provide the source code for proprietary components outside of the FreeRTOS
|
||||
kernel. FreeRTOS is distributed in the hope that it will be useful, but
|
||||
WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
||||
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||||
more details. You should have received a copy of the GNU General Public
|
||||
License and the FreeRTOS license exception along with FreeRTOS; if not it
|
||||
can be viewed here: http://www.freertos.org/a00114.html and also obtained
|
||||
by writing to Richard Barry, contact details for whom are available on the
|
||||
FreeRTOS WEB site.
|
||||
|
||||
1 tab == 4 spaces!
|
||||
|
||||
***************************************************************************
|
||||
* *
|
||||
* Having a problem? Start by reading the FAQ "My application does *
|
||||
* not run, what could be wrong? *
|
||||
* *
|
||||
* http://www.FreeRTOS.org/FAQHelp.html *
|
||||
* *
|
||||
***************************************************************************
|
||||
|
||||
|
||||
http://www.FreeRTOS.org - Documentation, training, latest information,
|
||||
license and contact details.
|
||||
|
||||
http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
|
||||
including FreeRTOS+Trace - an indispensable productivity tool.
|
||||
|
||||
Real Time Engineers ltd license FreeRTOS to High Integrity Systems, who sell
|
||||
the code with commercial support, indemnification, and middleware, under
|
||||
the OpenRTOS brand: http://www.OpenRTOS.com. High Integrity Systems also
|
||||
provide a safety engineered and independently SIL3 certified version under
|
||||
the SafeRTOS brand: http://www.SafeRTOS.com.
|
||||
*/
|
||||
|
||||
/*
|
||||
INTERRUPT DRIVEN SERIAL PORT DRIVER.
|
||||
*/
|
||||
|
||||
|
||||
/******************************************************************************
|
||||
*** NOTE: COM0 == USART1, COM1 == USART2
|
||||
******************************************************************************/
|
||||
|
||||
|
||||
/* Scheduler includes. */
|
||||
#include "FreeRTOS.h"
|
||||
#include "task.h"
|
||||
#include "queue.h"
|
||||
#include "semphr.h"
|
||||
|
||||
/* Library includes. */
|
||||
#include "stm32f10x_lib.h"
|
||||
|
||||
/* Driver includes. */
|
||||
#include "STM32_USART.h"
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
/* The number of COM ports that can be controlled at the same time. */
|
||||
#define serNUM_COM_PORTS ( 2 )
|
||||
|
||||
/* Queues are used to hold characters that are waiting to be transmitted. This
|
||||
constant sets the maximum number of characters that can be contained in such a
|
||||
queue at any one time. */
|
||||
#define serTX_QUEUE_LEN ( 100 )
|
||||
|
||||
/* Queues are used to hold characters that have been received but not yet
|
||||
processed. This constant sets the maximum number of characters that can be
|
||||
contained in such a queue. */
|
||||
#define serRX_QUEUE_LEN ( 100 )
|
||||
|
||||
/* The maximum amount of time that calls to lSerialPutString() should wait for
|
||||
there to be space to post each character to the queue of characters waiting
|
||||
transmission. NOTE! This is the time to wait per character - not the time to
|
||||
wait for the entire string. */
|
||||
#define serPUT_STRING_CHAR_DELAY ( 5 / portTICK_RATE_MS )
|
||||
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
/* References to the USART peripheral addresses themselves. */
|
||||
static USART_TypeDef * const xUARTS[ serNUM_COM_PORTS ] = { ( ( USART_TypeDef * ) USART1_BASE ), ( ( USART_TypeDef * ) USART2_BASE ) };
|
||||
|
||||
/* Queues used to hold characters waiting to be transmitted - one queue per port. */
|
||||
static xQueueHandle xCharsForTx[ serNUM_COM_PORTS ] = { 0 };
|
||||
|
||||
/* Queues holding received characters - one queue per port. */
|
||||
static xQueueHandle xRxedChars[ serNUM_COM_PORTS ] = { 0 };
|
||||
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
/* UART interrupt handlers, as named in the vector table. */
|
||||
void USART1_IRQHandler( void );
|
||||
void USART2_IRQHandler( void );
|
||||
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
/*
|
||||
* See header file for parameter descriptions.
|
||||
*/
|
||||
long lCOMPortInit( unsigned long ulPort, unsigned long ulWantedBaud )
|
||||
{
|
||||
long lReturn = pdFAIL;
|
||||
USART_InitTypeDef USART_InitStructure;
|
||||
NVIC_InitTypeDef NVIC_InitStructure;
|
||||
GPIO_InitTypeDef GPIO_InitStructure;
|
||||
|
||||
if( ulPort < serNUM_COM_PORTS )
|
||||
{
|
||||
/* The common (not port dependent) part of the initialisation. */
|
||||
USART_InitStructure.USART_BaudRate = ulWantedBaud;
|
||||
USART_InitStructure.USART_WordLength = USART_WordLength_8b;
|
||||
USART_InitStructure.USART_StopBits = USART_StopBits_1;
|
||||
USART_InitStructure.USART_Parity = USART_Parity_No;
|
||||
USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
|
||||
USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
|
||||
NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = configLIBRARY_KERNEL_INTERRUPT_PRIORITY;
|
||||
NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
|
||||
NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
|
||||
|
||||
|
||||
/* Init the buffer structures with the buffer for the COM port being
|
||||
initialised, and perform any non-common initialisation necessary. This
|
||||
does not check to see if the COM port has already been initialised. */
|
||||
if( ulPort == 0 )
|
||||
{
|
||||
/* Create the queue of chars that are waiting to be sent to COM0. */
|
||||
xCharsForTx[ 0 ] = xQueueCreate( serTX_QUEUE_LEN, sizeof( char ) );
|
||||
|
||||
/* Create the queue used to hold characters received from COM0. */
|
||||
xRxedChars[ 0 ] = xQueueCreate( serRX_QUEUE_LEN, sizeof( char ) );
|
||||
|
||||
/* Enable COM0 clock - the ST libraries start numbering from UART1. */
|
||||
RCC_APB2PeriphClockCmd( RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOA, ENABLE );
|
||||
|
||||
/* Configure USART1 Rx (PA10) as input floating */
|
||||
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
|
||||
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
|
||||
GPIO_Init( GPIOA, &GPIO_InitStructure );
|
||||
|
||||
/* Configure USART1 Tx (PA9) as alternate function push-pull */
|
||||
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
|
||||
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
|
||||
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
|
||||
GPIO_Init( GPIOA, &GPIO_InitStructure );
|
||||
|
||||
USART_Init( USART1, &USART_InitStructure );
|
||||
USART_ITConfig( USART1, USART_IT_RXNE, ENABLE );
|
||||
|
||||
NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
|
||||
NVIC_Init( &NVIC_InitStructure );
|
||||
|
||||
USART_DMACmd( USART1, ( USART_DMAReq_Tx | USART_DMAReq_Rx ), ENABLE );
|
||||
USART_Cmd( USART1, ENABLE );
|
||||
|
||||
/* Everything is ok. */
|
||||
lReturn = pdPASS;
|
||||
}
|
||||
else if( ulPort == 1 )
|
||||
{
|
||||
/* Create the queue of chars that are waiting to be sent to COM1. */
|
||||
xCharsForTx[ 1 ] = xQueueCreate( serTX_QUEUE_LEN, sizeof( char ) );
|
||||
|
||||
/* Create the queue used to hold characters received from COM0. */
|
||||
xRxedChars[ 1 ] = xQueueCreate( serRX_QUEUE_LEN, sizeof( char ) );
|
||||
|
||||
/* Enable COM0 clock - the ST libraries start numbering from 1. */
|
||||
RCC_APB2PeriphClockCmd( RCC_APB1Periph_USART2 | RCC_APB2Periph_GPIOA, ENABLE );
|
||||
|
||||
/* Configure USART2 Rx (PA3) as input floating */
|
||||
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
|
||||
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
|
||||
GPIO_Init( GPIOA, &GPIO_InitStructure );
|
||||
|
||||
/* Configure USART2 Tx (PA2) as alternate function push-pull */
|
||||
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
|
||||
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
|
||||
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
|
||||
GPIO_Init( GPIOA, &GPIO_InitStructure );
|
||||
|
||||
USART_Init( USART2, &USART_InitStructure );
|
||||
USART_ITConfig( USART2, USART_IT_RXNE, ENABLE );
|
||||
|
||||
NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;
|
||||
NVIC_Init( &NVIC_InitStructure );
|
||||
|
||||
USART_DMACmd( USART2, ( USART_DMAReq_Tx | USART_DMAReq_Rx ), ENABLE );
|
||||
USART_Cmd( USART2, ENABLE );
|
||||
|
||||
/* Everything is ok. */
|
||||
lReturn = pdPASS;
|
||||
}
|
||||
else
|
||||
{
|
||||
/* Nothing to do unless more than two ports are supported. */
|
||||
}
|
||||
}
|
||||
|
||||
return lReturn;
|
||||
}
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
signed long xSerialGetChar( long lPort, signed char *pcRxedChar, portTickType xBlockTime )
|
||||
{
|
||||
long lReturn = pdFAIL;
|
||||
|
||||
if( lPort < serNUM_COM_PORTS )
|
||||
{
|
||||
if( xQueueReceive( xRxedChars[ lPort ], pcRxedChar, xBlockTime ) == pdPASS )
|
||||
{
|
||||
lReturn = pdPASS;
|
||||
}
|
||||
}
|
||||
|
||||
return lReturn;
|
||||
}
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
long lSerialPutString( long lPort, const char * const pcString, unsigned long ulStringLength )
|
||||
{
|
||||
long lReturn;
|
||||
unsigned long ul;
|
||||
|
||||
if( lPort < serNUM_COM_PORTS )
|
||||
{
|
||||
lReturn = pdPASS;
|
||||
|
||||
for( ul = 0; ul < ulStringLength; ul++ )
|
||||
{
|
||||
if( xQueueSend( xCharsForTx[ lPort ], &( pcString[ ul ] ), serPUT_STRING_CHAR_DELAY ) != pdPASS )
|
||||
{
|
||||
/* Cannot fit any more in the queue. Try turning the Tx on to
|
||||
clear some space. */
|
||||
USART_ITConfig( xUARTS[ lPort ], USART_IT_TXE, ENABLE );
|
||||
vTaskDelay( serPUT_STRING_CHAR_DELAY );
|
||||
|
||||
/* Go back and try again. */
|
||||
continue;
|
||||
}
|
||||
}
|
||||
|
||||
USART_ITConfig( xUARTS[ lPort ], USART_IT_TXE, ENABLE );
|
||||
}
|
||||
else
|
||||
{
|
||||
lReturn = pdFAIL;
|
||||
}
|
||||
|
||||
return lReturn;
|
||||
}
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
signed long xSerialPutChar( long lPort, signed char cOutChar, portTickType xBlockTime )
|
||||
{
|
||||
long lReturn;
|
||||
|
||||
if( xQueueSend( xCharsForTx[ lPort ], &cOutChar, xBlockTime ) == pdPASS )
|
||||
{
|
||||
lReturn = pdPASS;
|
||||
USART_ITConfig( xUARTS[ lPort ], USART_IT_TXE, ENABLE );
|
||||
}
|
||||
else
|
||||
{
|
||||
lReturn = pdFAIL;
|
||||
}
|
||||
|
||||
return lReturn;
|
||||
}
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
void USART1_IRQHandler( void )
|
||||
{
|
||||
long xHigherPriorityTaskWoken = pdFALSE;
|
||||
char cChar;
|
||||
|
||||
if( USART_GetITStatus( USART1, USART_IT_TXE ) == SET )
|
||||
{
|
||||
/* The interrupt was caused by the THR becoming empty. Are there any
|
||||
more characters to transmit? */
|
||||
if( xQueueReceiveFromISR( xCharsForTx[ 0 ], &cChar, &xHigherPriorityTaskWoken ) )
|
||||
{
|
||||
/* A character was retrieved from the buffer so can be sent to the
|
||||
THR now. */
|
||||
USART_SendData( USART1, cChar );
|
||||
}
|
||||
else
|
||||
{
|
||||
USART_ITConfig( USART1, USART_IT_TXE, DISABLE );
|
||||
}
|
||||
}
|
||||
|
||||
if( USART_GetITStatus( USART1, USART_IT_RXNE ) == SET )
|
||||
{
|
||||
cChar = USART_ReceiveData( USART1 );
|
||||
xQueueSendFromISR( xRxedChars[ 0 ], &cChar, &xHigherPriorityTaskWoken );
|
||||
}
|
||||
|
||||
portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
|
||||
}
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
void USART2_IRQHandler( void )
|
||||
{
|
||||
}
|
||||
|
||||
|
||||
|
||||
|
||||
|
117
FreeRTOS/Demo/CORTEX_STM32F103_GCC_Rowley/Drivers/STM32_USART.h
Normal file
117
FreeRTOS/Demo/CORTEX_STM32F103_GCC_Rowley/Drivers/STM32_USART.h
Normal file
|
@ -0,0 +1,117 @@
|
|||
/*
|
||||
FreeRTOS V7.1.1 - Copyright (C) 2012 Real Time Engineers Ltd.
|
||||
|
||||
|
||||
***************************************************************************
|
||||
* *
|
||||
* FreeRTOS tutorial books are available in pdf and paperback. *
|
||||
* Complete, revised, and edited pdf reference manuals are also *
|
||||
* available. *
|
||||
* *
|
||||
* Purchasing FreeRTOS documentation will not only help you, by *
|
||||
* ensuring you get running as quickly as possible and with an *
|
||||
* in-depth knowledge of how to use FreeRTOS, it will also help *
|
||||
* the FreeRTOS project to continue with its mission of providing *
|
||||
* professional grade, cross platform, de facto standard solutions *
|
||||
* for microcontrollers - completely free of charge! *
|
||||
* *
|
||||
* >>> See http://www.FreeRTOS.org/Documentation for details. <<< *
|
||||
* *
|
||||
* Thank you for using FreeRTOS, and thank you for your support! *
|
||||
* *
|
||||
***************************************************************************
|
||||
|
||||
|
||||
This file is part of the FreeRTOS distribution.
|
||||
|
||||
FreeRTOS is free software; you can redistribute it and/or modify it under
|
||||
the terms of the GNU General Public License (version 2) as published by the
|
||||
Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
|
||||
>>>NOTE<<< The modification to the GPL is included to allow you to
|
||||
distribute a combined work that includes FreeRTOS without being obliged to
|
||||
provide the source code for proprietary components outside of the FreeRTOS
|
||||
kernel. FreeRTOS is distributed in the hope that it will be useful, but
|
||||
WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
||||
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||||
more details. You should have received a copy of the GNU General Public
|
||||
License and the FreeRTOS license exception along with FreeRTOS; if not it
|
||||
can be viewed here: http://www.freertos.org/a00114.html and also obtained
|
||||
by writing to Richard Barry, contact details for whom are available on the
|
||||
FreeRTOS WEB site.
|
||||
|
||||
1 tab == 4 spaces!
|
||||
|
||||
***************************************************************************
|
||||
* *
|
||||
* Having a problem? Start by reading the FAQ "My application does *
|
||||
* not run, what could be wrong? *
|
||||
* *
|
||||
* http://www.FreeRTOS.org/FAQHelp.html *
|
||||
* *
|
||||
***************************************************************************
|
||||
|
||||
|
||||
http://www.FreeRTOS.org - Documentation, training, latest information,
|
||||
license and contact details.
|
||||
|
||||
http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
|
||||
including FreeRTOS+Trace - an indispensable productivity tool.
|
||||
|
||||
Real Time Engineers ltd license FreeRTOS to High Integrity Systems, who sell
|
||||
the code with commercial support, indemnification, and middleware, under
|
||||
the OpenRTOS brand: http://www.OpenRTOS.com. High Integrity Systems also
|
||||
provide a safety engineered and independently SIL3 certified version under
|
||||
the SafeRTOS brand: http://www.SafeRTOS.com.
|
||||
*/
|
||||
|
||||
#ifndef STM_32_SERIAL_COMMS_H
|
||||
#define STM_32_SERIAL_COMMS_H
|
||||
|
||||
/*
|
||||
* Initialise a COM port. As supplied 2 COM ports are supported, so ulPort can
|
||||
* be either 0 or 1. Note that COM 0 is in effect USART1 in ST library
|
||||
* terminology. The baud rate can be any standard baud rate and has been tested
|
||||
* up to 115200 baud.
|
||||
*/
|
||||
long lCOMPortInit( unsigned long ulPort, unsigned long ulWantedBaud );
|
||||
|
||||
/*
|
||||
* Output a single char to a COM port. As supplied 2 COM ports are supported,
|
||||
* so ulPort can be 0 or 1. Note that COM 0 is in effect USART1 in ST library
|
||||
* terminology. cOutChar is the character to be transmit, and xBlockTime is
|
||||
* the time the task should be held in the Blocked state (in ticks) for space
|
||||
* to become available in the queue of characters waiting transmission. pdPASS
|
||||
* will be returned if the character is successfully queued (possible after
|
||||
* waiting in the Blocked state for up to xBlockTime ticks), otherwise pdFAIL
|
||||
* will be returned.
|
||||
*/
|
||||
signed long xSerialPutChar( long lPort, signed char cOutChar, portTickType xBlockTime );
|
||||
|
||||
/*
|
||||
* Retrieve a character from the queue of received characters. As supplied 2
|
||||
* COM ports are supported, so ulPort can be 0 or 1. Note that COM 0 is in
|
||||
* effect USART1 in ST library terminology. pcRxedChar is the address into
|
||||
* which the received character will be copied, and xBlockTime is the time the
|
||||
* task should be held in the Blocked state (in ticks) for a character to be
|
||||
* available if one is not available immediately. pdPASS will be returned if a
|
||||
* character is successfully returned (possible after waiting in the Blocked
|
||||
* state for up to xBlockTime ticks), otherwise pdFAIL will be returned.
|
||||
*/
|
||||
signed long xSerialGetChar( long lPort, signed char *pcRxedChar, portTickType xBlockTime );
|
||||
|
||||
/*
|
||||
* Send a string of characters to a COM port. As supplied 2 COM ports are
|
||||
* supported, so ulPort can be 0 or 1. Note that COM 0 is in effect USART1 in
|
||||
* ST library terminology. pcString contains the address of the first
|
||||
* character to be transmit, and ulStringLength the total number of characters
|
||||
* from and including *pcString. pdPASS will be returned if the entire string
|
||||
* is queued for transmission successfully, otherwise pdFAIL will be returned.
|
||||
* Note that serPUT_STRING_CHAR_DELAY within STM32_USART.c can be adjusted in
|
||||
* accordance with the applications requirements. Comments are included where
|
||||
* serPUT_STRING_CHAR_DELAY is defined.
|
||||
*/
|
||||
long lSerialPutString( long lPort, const char * const pcString, unsigned long ulStringLength );
|
||||
|
||||
#endif
|
||||
|
||||
|
Loading…
Add table
Add a link
Reference in a new issue