len0rd/FreeRTOS-Kernel
1
0
Fork 0
mirror of https://github.com/FreeRTOS/FreeRTOS-Kernel.git synced 2026-10-10 08:02:57 -04:00
Code Issues Projects Releases Packages Wiki Activity

comment: clarify FPU context offset calculation in RISC-V portContext.h

Browse source
This commit is contained in:
wanghengZzz 2026-07-31 09:59:58 +08:00
parent f006492046
commit ee4636fa66
1 changed files with 4 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

7
portable/GCC/RISC-V/portContext.h
View file

@ -94,9 +94,10 @@
/*
* Reserve space at the beginning of the FPU context block for:
* 1. The FCSR (Floating-Point Control and Status Register).
* 2. Padding to ensure proper memory/stack alignment (8-byte alignment for
* RV32D, and 16-byte stack alignment mandated by the RISC-V ABI for RV64).
* 1. The FCSR (one portWORD_SIZE slot).
* 2. Padding (one portWORD_SIZE slot) to align the FP registers:
* - RV32: 8-byte boundary for double-precision registers.
* - RV64: 16-byte boundary mandated by the RISC-V ABI.
*/
#define portFPU_REG_OFFSET( regIndex ) ( ( 2 * portWORD_SIZE ) + ( regIndex * portFPU_REG_SIZE ) )
#define portFPU_CONTEXT_SIZE ( portFPU_REG_SIZE * portFPU_REG_COUNT )