mirror of
https://github.com/FreeRTOS/FreeRTOS-Kernel.git
synced 2025-08-20 10:08:33 -04:00
Fix spelling typos (#1168)
* Fix spelling --------- Co-authored-by: Rahul Kar <118818625+kar-rahul-aws@users.noreply.github.com>
This commit is contained in:
parent
8225a7f554
commit
de276eb023
133 changed files with 218 additions and 218 deletions
|
@ -627,8 +627,8 @@ typedef struct _AT91S_MC
|
|||
/* -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register -------- */
|
||||
#define AT91C_MC_RCB ( ( unsigned int ) 0x1 << 0 ) /* (MC) Remap Command Bit */
|
||||
/* -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register -------- */
|
||||
#define AT91C_MC_UNDADD ( ( unsigned int ) 0x1 << 0 ) /* (MC) Undefined Addess Abort Status */
|
||||
#define AT91C_MC_MISADD ( ( unsigned int ) 0x1 << 1 ) /* (MC) Misaligned Addess Abort Status */
|
||||
#define AT91C_MC_UNDADD ( ( unsigned int ) 0x1 << 0 ) /* (MC) Undefined Address Abort Status */
|
||||
#define AT91C_MC_MISADD ( ( unsigned int ) 0x1 << 1 ) /* (MC) Misaligned Address Abort Status */
|
||||
#define AT91C_MC_ABTSZ ( ( unsigned int ) 0x3 << 8 ) /* (MC) Abort Size Status */
|
||||
#define AT91C_MC_ABTSZ_BYTE ( ( unsigned int ) 0x0 << 8 ) /* (MC) Byte */
|
||||
#define AT91C_MC_ABTSZ_HWORD ( ( unsigned int ) 0x1 << 8 ) /* (MC) Half-word */
|
||||
|
@ -1509,7 +1509,7 @@ typedef struct _AT91S_EMAC
|
|||
AT91_REG EMAC_ECOL; /* Excessive Collision Register */
|
||||
AT91_REG EMAC_TUND; /* Transmit Underrun Error Register */
|
||||
AT91_REG EMAC_CSE; /* Carrier Sense Error Register */
|
||||
AT91_REG EMAC_RRE; /* Receive Ressource Error Register */
|
||||
AT91_REG EMAC_RRE; /* Receive Resource Error Register */
|
||||
AT91_REG EMAC_ROV; /* Receive Overrun Errors Register */
|
||||
AT91_REG EMAC_RSE; /* Receive Symbol Errors Register */
|
||||
AT91_REG EMAC_ELE; /* Excessive Length Errors Register */
|
||||
|
@ -2393,7 +2393,7 @@ typedef struct _AT91S_TDES
|
|||
#define AT91C_EMAC_SA1H ( ( AT91_REG * ) 0xFFFDC09C ) /* (EMAC) Specific Address 1 Top, Last 2 bytes */
|
||||
#define AT91C_EMAC_CSE ( ( AT91_REG * ) 0xFFFDC068 ) /* (EMAC) Carrier Sense Error Register */
|
||||
#define AT91C_EMAC_SA3H ( ( AT91_REG * ) 0xFFFDC0AC ) /* (EMAC) Specific Address 3 Top, Last 2 bytes */
|
||||
#define AT91C_EMAC_RRE ( ( AT91_REG * ) 0xFFFDC06C ) /* (EMAC) Receive Ressource Error Register */
|
||||
#define AT91C_EMAC_RRE ( ( AT91_REG * ) 0xFFFDC06C ) /* (EMAC) Receive Resource Error Register */
|
||||
#define AT91C_EMAC_STE ( ( AT91_REG * ) 0xFFFDC084 ) /* (EMAC) SQE Test Error Register */
|
||||
/* ========== Register definition for PDC_ADC peripheral ========== */
|
||||
#define AT91C_ADC_PTSR ( ( AT91_REG * ) 0xFFFD8124 ) /* (PDC_ADC) PDC Transfer Status Register */
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue