mirror of
				https://github.com/FreeRTOS/FreeRTOS-Kernel.git
				synced 2025-11-04 02:32:42 -05:00 
			
		
		
		
	Continue working on GCC/CA_9 port layer - tick interrupt now working but needs tidy up.
This commit is contained in:
		
							parent
							
								
									8cb6a4f032
								
							
						
					
					
						commit
						d0323e67ae
					
				
					 2 changed files with 3 additions and 1 deletions
				
			
		| 
						 | 
				
			
			@ -337,6 +337,7 @@ uint32_t ulAPSR;
 | 
			
		|||
		if( ( portICCBPR_BINARY_POINT_REGISTER & portBINARY_POINT_BITS ) <= portMAX_BINARY_POINT_VALUE )
 | 
			
		||||
		{
 | 
			
		||||
			/* Start the timer that generates the tick ISR. */
 | 
			
		||||
			__asm volatile( "cpsid i" );
 | 
			
		||||
			configSETUP_TICK_INTERRUPT();
 | 
			
		||||
 | 
			
		||||
//			__asm volatile( "cpsie i" );
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
| 
						 | 
				
			
			@ -52,7 +52,6 @@
 | 
			
		|||
    licensing and training services.
 | 
			
		||||
*/
 | 
			
		||||
 | 
			
		||||
 | 
			
		||||
	.text
 | 
			
		||||
 | 
			
		||||
	.set SYS_MODE,	0x1f
 | 
			
		||||
| 
						 | 
				
			
			@ -241,6 +240,7 @@ FreeRTOS_IRQ_Handler:
 | 
			
		|||
	/* Read value from the interrupt acknowledge register, which is stored in r0
 | 
			
		||||
	for future parameter and interrupt clearing use. */
 | 
			
		||||
	LDR 	r2, ulICCIARConst
 | 
			
		||||
	LDR		r2, [r2]
 | 
			
		||||
	LDR		r0, [r2]
 | 
			
		||||
 | 
			
		||||
	/* Ensure bit 2 of the stack pointer is clear.  r2 holds the bit 2 value for
 | 
			
		||||
| 
						 | 
				
			
			@ -259,6 +259,7 @@ FreeRTOS_IRQ_Handler:
 | 
			
		|||
 | 
			
		||||
	/* Write the value read from ICCIAR to ICCEOIR. */
 | 
			
		||||
	LDR 	r4, ulICCEOIRConst
 | 
			
		||||
	LDR		r4, [r4]
 | 
			
		||||
	STR		r0, [r4]
 | 
			
		||||
 | 
			
		||||
	/* Restore the old nesting count. */
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue