mirror of
https://github.com/FreeRTOS/FreeRTOS-Kernel.git
synced 2025-09-01 20:03:50 -04:00
Changes in common files:
Add additional asserts into timers.c. Trivial changes and changes in demo applications: RX113 IAR project is not building and running. Make FreeRTOS_SetupInterrupt() and FreeRTOS_ClearInterrupt() weak symbols in the Zynq SDK repository. Correct typo in the port layer comments that was cut and paste into multiple files.
This commit is contained in:
parent
b3f343fdae
commit
cd42d2c215
34 changed files with 262 additions and 1048 deletions
|
@ -1,5 +1,5 @@
|
|||
[DebugChecksum]
|
||||
Checksum=-126027898
|
||||
Checksum=-948946463
|
||||
[CodeCoverage]
|
||||
Enabled=_ 0
|
||||
[Stack]
|
||||
|
@ -48,126 +48,126 @@ PerfCondition=0,0
|
|||
PerfDisplayTime=0,0
|
||||
PerfOnlyOnce=0,0
|
||||
PerfUse64Bit=0
|
||||
ChipName=R5F571ML
|
||||
ChipName=R5F51138
|
||||
PinMode=0
|
||||
RegMode=0
|
||||
Endian=0
|
||||
ExtMemBlockNum=55
|
||||
ExtMemEndian_000=0
|
||||
ExtMemCondAccess_000=0
|
||||
ExtMemEndian_001=0
|
||||
ExtMemCondAccess_001=0
|
||||
ExtMemEndian_002=0
|
||||
ExtMemCondAccess_002=0
|
||||
ExtMemEndian_003=0
|
||||
ExtMemCondAccess_003=0
|
||||
ExtMemEndian_004=0
|
||||
ExtMemCondAccess_004=0
|
||||
ExtMemEndian_005=0
|
||||
ExtMemCondAccess_005=0
|
||||
ExtMemEndian_006=0
|
||||
ExtMemCondAccess_006=0
|
||||
ExtMemEndian_007=0
|
||||
ExtMemCondAccess_007=0
|
||||
ExtMemEndian_008=0
|
||||
ExtMemCondAccess_008=0
|
||||
ExtMemEndian_009=0
|
||||
ExtMemCondAccess_009=0
|
||||
ExtMemEndian_010=0
|
||||
ExtMemCondAccess_010=0
|
||||
ExtMemEndian_011=0
|
||||
ExtMemCondAccess_011=0
|
||||
ExtMemEndian_012=0
|
||||
ExtMemCondAccess_012=0
|
||||
ExtMemEndian_013=0
|
||||
ExtMemCondAccess_013=0
|
||||
ExtMemEndian_014=0
|
||||
ExtMemCondAccess_014=0
|
||||
ExtMemEndian_015=0
|
||||
ExtMemCondAccess_015=0
|
||||
ExtMemEndian_016=0
|
||||
ExtMemCondAccess_016=0
|
||||
ExtMemEndian_017=0
|
||||
ExtMemCondAccess_017=0
|
||||
ExtMemEndian_018=0
|
||||
ExtMemCondAccess_018=0
|
||||
ExtMemEndian_019=0
|
||||
ExtMemCondAccess_019=0
|
||||
ExtMemEndian_020=0
|
||||
ExtMemCondAccess_020=0
|
||||
ExtMemEndian_021=0
|
||||
ExtMemCondAccess_021=0
|
||||
ExtMemEndian_022=0
|
||||
ExtMemCondAccess_022=0
|
||||
ExtMemEndian_023=0
|
||||
ExtMemCondAccess_023=0
|
||||
ExtMemEndian_024=0
|
||||
ExtMemCondAccess_024=0
|
||||
ExtMemEndian_025=0
|
||||
ExtMemCondAccess_025=0
|
||||
ExtMemEndian_026=0
|
||||
ExtMemCondAccess_026=0
|
||||
ExtMemEndian_027=0
|
||||
ExtMemCondAccess_027=0
|
||||
ExtMemEndian_028=0
|
||||
ExtMemCondAccess_028=0
|
||||
ExtMemEndian_029=0
|
||||
ExtMemCondAccess_029=0
|
||||
ExtMemEndian_030=0
|
||||
ExtMemCondAccess_030=0
|
||||
ExtMemEndian_031=0
|
||||
ExtMemCondAccess_031=0
|
||||
ExtMemEndian_032=0
|
||||
ExtMemCondAccess_032=0
|
||||
ExtMemEndian_033=0
|
||||
ExtMemCondAccess_033=0
|
||||
ExtMemEndian_034=0
|
||||
ExtMemCondAccess_034=0
|
||||
ExtMemEndian_035=0
|
||||
ExtMemCondAccess_035=0
|
||||
ExtMemEndian_036=0
|
||||
ExtMemCondAccess_036=0
|
||||
ExtMemEndian_037=0
|
||||
ExtMemCondAccess_037=0
|
||||
ExtMemEndian_038=0
|
||||
ExtMemCondAccess_038=0
|
||||
ExtMemEndian_039=0
|
||||
ExtMemCondAccess_039=0
|
||||
ExtMemEndian_040=0
|
||||
ExtMemCondAccess_040=0
|
||||
ExtMemEndian_041=0
|
||||
ExtMemCondAccess_041=0
|
||||
ExtMemEndian_042=0
|
||||
ExtMemCondAccess_042=0
|
||||
ExtMemEndian_043=0
|
||||
ExtMemCondAccess_043=0
|
||||
ExtMemEndian_044=0
|
||||
ExtMemCondAccess_044=0
|
||||
ExtMemEndian_045=0
|
||||
ExtMemCondAccess_045=0
|
||||
ExtMemEndian_046=0
|
||||
ExtMemCondAccess_046=0
|
||||
ExtMemEndian_047=0
|
||||
ExtMemCondAccess_047=0
|
||||
ExtMemEndian_048=0
|
||||
ExtMemCondAccess_048=0
|
||||
ExtMemEndian_049=0
|
||||
ExtMemCondAccess_049=0
|
||||
ExtMemEndian_050=0
|
||||
ExtMemCondAccess_050=0
|
||||
ExtMemEndian_051=0
|
||||
ExtMemCondAccess_051=0
|
||||
ExtMemEndian_052=0
|
||||
ExtMemCondAccess_052=0
|
||||
ExtMemEndian_053=0
|
||||
ExtMemCondAccess_053=0
|
||||
ExtMemEndian_054=0
|
||||
ExtMemCondAccess_054=0
|
||||
InputClock=25.000000
|
||||
ICLK=240.000000
|
||||
AllowClkSrcChange=0
|
||||
ExtMemEndian_000=0
|
||||
ExtMemCondAccess_000=0
|
||||
ExtMemEndian_001=0
|
||||
ExtMemCondAccess_001=0
|
||||
ExtMemEndian_002=0
|
||||
ExtMemCondAccess_002=0
|
||||
ExtMemEndian_003=0
|
||||
ExtMemCondAccess_003=0
|
||||
ExtMemEndian_004=0
|
||||
ExtMemCondAccess_004=0
|
||||
ExtMemEndian_005=0
|
||||
ExtMemCondAccess_005=0
|
||||
ExtMemEndian_006=0
|
||||
ExtMemCondAccess_006=0
|
||||
ExtMemEndian_007=0
|
||||
ExtMemCondAccess_007=0
|
||||
ExtMemEndian_008=0
|
||||
ExtMemCondAccess_008=0
|
||||
ExtMemEndian_009=0
|
||||
ExtMemCondAccess_009=0
|
||||
ExtMemEndian_010=0
|
||||
ExtMemCondAccess_010=0
|
||||
ExtMemEndian_011=0
|
||||
ExtMemCondAccess_011=0
|
||||
ExtMemEndian_012=0
|
||||
ExtMemCondAccess_012=0
|
||||
ExtMemEndian_013=0
|
||||
ExtMemCondAccess_013=0
|
||||
ExtMemEndian_014=0
|
||||
ExtMemCondAccess_014=0
|
||||
ExtMemEndian_015=0
|
||||
ExtMemCondAccess_015=0
|
||||
ExtMemEndian_016=0
|
||||
ExtMemCondAccess_016=0
|
||||
ExtMemEndian_017=0
|
||||
ExtMemCondAccess_017=0
|
||||
ExtMemEndian_018=0
|
||||
ExtMemCondAccess_018=0
|
||||
ExtMemEndian_019=0
|
||||
ExtMemCondAccess_019=0
|
||||
ExtMemEndian_020=0
|
||||
ExtMemCondAccess_020=0
|
||||
ExtMemEndian_021=0
|
||||
ExtMemCondAccess_021=0
|
||||
ExtMemEndian_022=0
|
||||
ExtMemCondAccess_022=0
|
||||
ExtMemEndian_023=0
|
||||
ExtMemCondAccess_023=0
|
||||
ExtMemEndian_024=0
|
||||
ExtMemCondAccess_024=0
|
||||
ExtMemEndian_025=0
|
||||
ExtMemCondAccess_025=0
|
||||
ExtMemEndian_026=0
|
||||
ExtMemCondAccess_026=0
|
||||
ExtMemEndian_027=0
|
||||
ExtMemCondAccess_027=0
|
||||
ExtMemEndian_028=0
|
||||
ExtMemCondAccess_028=0
|
||||
ExtMemEndian_029=0
|
||||
ExtMemCondAccess_029=0
|
||||
ExtMemEndian_030=0
|
||||
ExtMemCondAccess_030=0
|
||||
ExtMemEndian_031=0
|
||||
ExtMemCondAccess_031=0
|
||||
ExtMemEndian_032=0
|
||||
ExtMemCondAccess_032=0
|
||||
ExtMemEndian_033=0
|
||||
ExtMemCondAccess_033=0
|
||||
ExtMemEndian_034=0
|
||||
ExtMemCondAccess_034=0
|
||||
ExtMemEndian_035=0
|
||||
ExtMemCondAccess_035=0
|
||||
ExtMemEndian_036=0
|
||||
ExtMemCondAccess_036=0
|
||||
ExtMemEndian_037=0
|
||||
ExtMemCondAccess_037=0
|
||||
ExtMemEndian_038=0
|
||||
ExtMemCondAccess_038=0
|
||||
ExtMemEndian_039=0
|
||||
ExtMemCondAccess_039=0
|
||||
ExtMemEndian_040=0
|
||||
ExtMemCondAccess_040=0
|
||||
ExtMemEndian_041=0
|
||||
ExtMemCondAccess_041=0
|
||||
ExtMemEndian_042=0
|
||||
ExtMemCondAccess_042=0
|
||||
ExtMemEndian_043=0
|
||||
ExtMemCondAccess_043=0
|
||||
ExtMemEndian_044=0
|
||||
ExtMemCondAccess_044=0
|
||||
ExtMemEndian_045=0
|
||||
ExtMemCondAccess_045=0
|
||||
ExtMemEndian_046=0
|
||||
ExtMemCondAccess_046=0
|
||||
ExtMemEndian_047=0
|
||||
ExtMemCondAccess_047=0
|
||||
ExtMemEndian_048=0
|
||||
ExtMemCondAccess_048=0
|
||||
ExtMemEndian_049=0
|
||||
ExtMemCondAccess_049=0
|
||||
ExtMemEndian_050=0
|
||||
ExtMemCondAccess_050=0
|
||||
ExtMemEndian_051=0
|
||||
ExtMemCondAccess_051=0
|
||||
ExtMemEndian_052=0
|
||||
ExtMemCondAccess_052=0
|
||||
ExtMemEndian_053=0
|
||||
ExtMemCondAccess_053=0
|
||||
ExtMemEndian_054=0
|
||||
ExtMemCondAccess_054=0
|
||||
InputClock=16.000000
|
||||
ICLK=32.000000
|
||||
AllowClkSrcChange=1
|
||||
WorkRamStart=4096
|
||||
ComunicationSelect=0
|
||||
ComunicationSelect=1
|
||||
UseExtal=1
|
||||
JtagClock=10
|
||||
FINE=2000000
|
||||
|
@ -189,7 +189,7 @@ UseExtFlashFile_3=0
|
|||
ExtFlashFile_3=
|
||||
EraseExtFlashBeforeDownload_3=0
|
||||
NeedInitExtMem=0
|
||||
NeedInit=0
|
||||
NeedInit=1
|
||||
[CallStackLog]
|
||||
Enabled=0
|
||||
[CallStackStripe]
|
||||
|
@ -220,16 +220,16 @@ UnspecRange=1
|
|||
ActionState=1
|
||||
[Simulator]
|
||||
Freq=98000000
|
||||
[DataSample]
|
||||
LogEnabled=0
|
||||
GraphEnabled=0
|
||||
ShowTimeLog=1
|
||||
[DriverProfiling]
|
||||
Enabled=0
|
||||
Mode=1
|
||||
Graph=0
|
||||
Symbiont=0
|
||||
Exclusions=
|
||||
[DataSample]
|
||||
LogEnabled=0
|
||||
GraphEnabled=0
|
||||
ShowTimeLog=1
|
||||
[Log file]
|
||||
LoggingEnabled=_ 0
|
||||
LogFile=_ ""
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue