len0rd/FreeRTOS-Kernel
1
0
Fork 0
mirror of https://github.com/FreeRTOS/FreeRTOS-Kernel.git synced 2025-09-01 11:53:53 -04:00
Code Issues Projects Releases Packages Wiki Activity

Still messing around trying to get the workspace to be distributable.

Browse source
This commit is contained in:
Richard Barry 2008-11-19 22:13:03 +00:00
parent acbdd47bee
commit bca87dcf54
129 changed files with 13446 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

48
Demo/ColdFire_MCF52233_Eclipse/RTOSDemo/MCF5223x/MCF52235_RNGA.h Normal file
View file

@ -0,0 +1,48 @@
/* Coldfire C Header File
* Copyright Freescale Semiconductor Inc
* All rights reserved.
*
* 2007/03/19 Revision: 0.91
*/
#ifndef __MCF52235_RNGA_H__
#define __MCF52235_RNGA_H__
/*********************************************************************
*
* Random Number Generator (RNG)
*
*********************************************************************/
/* Register read/write macros */
#define MCF_RNGA_RNGCR (*(vuint32*)(&__IPSBAR[0x1F0000]))
#define MCF_RNGA_RNGSR (*(vuint32*)(&__IPSBAR[0x1F0004]))
#define MCF_RNGA_RNGER (*(vuint32*)(&__IPSBAR[0x1F0008]))
#define MCF_RNGA_RNGOUT (*(vuint32*)(&__IPSBAR[0x1F000C]))
/* Bit definitions and macros for MCF_RNGA_RNGCR */
#define MCF_RNGA_RNGCR_GO (0x1)
#define MCF_RNGA_RNGCR_HA (0x2)
#define MCF_RNGA_RNGCR_IM (0x4)
#define MCF_RNGA_RNGCR_CI (0x8)
#define MCF_RNGA_RNGCR_SLM (0x10)
/* Bit definitions and macros for MCF_RNGA_RNGSR */
#define MCF_RNGA_RNGSR_SV (0x1)
#define MCF_RNGA_RNGSR_LRS (0x2)
#define MCF_RNGA_RNGSR_OUF (0x4)
#define MCF_RNGA_RNGSR_EI (0x8)
#define MCF_RNGA_RNGSR_SLP (0x10)
#define MCF_RNGA_RNGSR_ORL(x) (((x)&0xFF)<<0x8)
#define MCF_RNGA_RNGSR_ORS(x) (((x)&0xFF)<<0x10)
/* Bit definitions and macros for MCF_RNGA_RNGER */
#define MCF_RNGA_RNGER_ENT(x) (((x)&0xFFFFFFFF)<<0)
/* Bit definitions and macros for MCF_RNGA_RNGOUT */
#define MCF_RNGA_RNGOUT_RANDOM_OUTPUT(x) (((x)&0xFFFFFFFF)<<0)
#endif /* __MCF52235_RNGA_H__ */