mirror of
https://github.com/FreeRTOS/FreeRTOS-Kernel.git
synced 2025-08-20 01:58:32 -04:00
Update the IAR RL78 demo to include main_blinky.c and main_full.c.
This commit is contained in:
parent
7fb22e27da
commit
b78fa80fbe
16 changed files with 952 additions and 305 deletions
|
@ -1,6 +1,6 @@
|
|||
;/*
|
||||
; FreeRTOS V7.4.0 - Copyright (C) 2013 Real Time Engineers Ltd.
|
||||
;
|
||||
;
|
||||
;
|
||||
; ***************************************************************************
|
||||
; * *
|
||||
|
@ -62,8 +62,8 @@
|
|||
; Functions implemented in this file
|
||||
;------------------------------------------------------------------------------
|
||||
|
||||
PUBLIC vRegTest1
|
||||
PUBLIC vRegTest2
|
||||
PUBLIC vRegTest1Task
|
||||
PUBLIC vRegTest2Task
|
||||
|
||||
; Functions and variables used by this file
|
||||
;------------------------------------------------------------------------------
|
||||
|
@ -84,7 +84,7 @@
|
|||
;
|
||||
;------------------------------------------------------------------------------
|
||||
RSEG CODE:CODE
|
||||
vRegTest1:
|
||||
vRegTest1Task:
|
||||
|
||||
; First fill the registers.
|
||||
MOVW AX, #0x1122
|
||||
|
@ -92,13 +92,13 @@ vRegTest1:
|
|||
MOVW DE, #0x5566
|
||||
MOVW HL, #0x7788
|
||||
MOV CS, #0x01
|
||||
|
||||
|
||||
#if __DATA_MODEL__ == __DATA_MODEL_FAR__
|
||||
|
||||
; ES is not saved or restored when using the near memory model so only
|
||||
; test it when using the far model.
|
||||
MOV ES, #0x02
|
||||
|
||||
|
||||
#endif
|
||||
|
||||
loop1:
|
||||
|
@ -114,18 +114,18 @@ loop1:
|
|||
|
||||
; Jump over the branch to vRegTestError() if the register contained the
|
||||
; expected value - otherwise flag an error by executing vRegTestError().
|
||||
BR vRegTestError
|
||||
BR vRegTestError
|
||||
|
||||
; Repeat for all the registers.
|
||||
MOVW AX, BC
|
||||
CMPW AX, #0x3344
|
||||
BZ +5
|
||||
BR vRegTestError
|
||||
BR vRegTestError
|
||||
MOVW AX, DE
|
||||
CMPW AX, #0x5566
|
||||
BZ +5
|
||||
BR vRegTestError
|
||||
MOVW AX, HL
|
||||
BR vRegTestError
|
||||
MOVW AX, HL
|
||||
CMPW AX, #0x7788
|
||||
BZ +5
|
||||
BR vRegTestError
|
||||
|
@ -165,7 +165,7 @@ loop1:
|
|||
;
|
||||
;------------------------------------------------------------------------------
|
||||
RSEG CODE:CODE
|
||||
vRegTest2:
|
||||
vRegTest2Task:
|
||||
|
||||
MOVW AX, #0x99aa
|
||||
MOVW BC, #0xbbcc
|
||||
|
@ -175,23 +175,23 @@ vRegTest2:
|
|||
|
||||
#if __DATA_MODEL__ == __DATA_MODEL_FAR__
|
||||
|
||||
MOV ES, #0x04
|
||||
MOV ES, #0x04
|
||||
|
||||
#endif
|
||||
|
||||
loop2:
|
||||
CMPW AX, #0x99aa
|
||||
BZ +5
|
||||
BR vRegTestError
|
||||
BR vRegTestError
|
||||
MOVW AX, BC
|
||||
CMPW AX, #0xbbcc
|
||||
BZ +5
|
||||
BR vRegTestError
|
||||
BR vRegTestError
|
||||
MOVW AX, DE
|
||||
CMPW AX, #0xddee
|
||||
BZ +5
|
||||
BR vRegTestError
|
||||
MOVW AX, HL
|
||||
BR vRegTestError
|
||||
MOVW AX, HL
|
||||
CMPW AX, #0xff12
|
||||
BZ +5
|
||||
BR vRegTestError
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue