mirror of
https://github.com/FreeRTOS/FreeRTOS-Kernel.git
synced 2025-09-02 12:24:07 -04:00
fix typos in comments: interace -> interface, swtich -> switch (#1022)
Fix typos in comments: interace -> interface, swtich -> switch. Signed-off-by: Florian La Roche <Florian.LaRoche@gmail.com>
This commit is contained in:
parent
8c49c54987
commit
8afb3a5b82
12 changed files with 15 additions and 15 deletions
|
@ -4,7 +4,7 @@ Initial port to support Armv8-A architecture in FreeRTOS kernel was written for
|
|||
Arm Cortex-A53 processor.
|
||||
|
||||
* ARM_CA53_64_BIT
|
||||
* Memory mapped interace to access Arm GIC registers
|
||||
* Memory mapped interface to access Arm GIC registers
|
||||
|
||||
This port is generic and can be used as a starting point for other Armv8-A
|
||||
application processors. Therefore, the port `ARM_CA53_64_BIT` is renamed as
|
||||
|
@ -13,4 +13,4 @@ should migrate to renamed port `ARM_AARCH64`.
|
|||
|
||||
**NOTE**
|
||||
|
||||
This port uses memory mapped interace to access Arm GIC registers.
|
||||
This port uses memory mapped interface to access Arm GIC registers.
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue