len0rd/FreeRTOS-Kernel
1
0
Fork 0
mirror of https://github.com/FreeRTOS/FreeRTOS-Kernel.git synced 2025-09-03 12:53:52 -04:00
Code Issues Projects Releases Packages Wiki Activity

aarch64: Rename ARM_CA53_64_BIT/_SRE to Arm_AARCH64/_SRE (#822)

Browse source 
The Cortex-A53 ports are generic and can be used as a starting point
for other Armv8-A application processors. Therefore, rename
`ARM_CA53_64_BIT` to `Arm_AARCH64` and `ARM_CA53_64_BIT_SRE` to
`Arm_AARCH64_SRE`.

With this renaming, existing projects that use old port, should
migrate to renamed port as follows:

* `ARM_CA53_64_BIT` -> `Arm_AARCH64`
* `ARM_CA53_64_BIT_SRE` -> `Arm_AARCH64_SRE`

Signed-off-by: Devaraj Ranganna <devaraj.ranganna@arm.com>
Co-authored-by: Gaurav-Aggarwal-AWS <33462878+aggarg@users.noreply.github.com>
This commit is contained in:
Devaraj Ranganna 2023-10-31 04:36:39 +00:00 • committed by GitHub
parent ef0104e768
commit 83083a8a13
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
12 changed files with 88 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

16
portable/GCC/ARM_CA53_64_BIT_SRE/README.md Normal file
View file

@ -0,0 +1,16 @@
# ARM_CA53_64_BIT_SRE port
Initial port to support Armv8-A architecture in FreeRTOS kernel was written for
Arm Cortex-A53 processor.
* ARM_CA53_64_BIT_SRE
* System Register interace to access Arm GIC registers
This port is generic and can be used as a starting point for other Armv8-A
application processors. Therefore, the port `Arm_AARCH64_SRE` is renamed as
`Arm_AARCH64_SRE`. The existing projects that use old port `Arm_AARCH64_SRE`,
should migrate to renamed port `Arm_AARCH64_SRE`.
**NOTE**
This port uses System Register interace to access Arm GIC registers.