Starting point for IAR RISC-V project created some time ago - checking in now so it can be completed - currently work in progress.

This commit is contained in:
Richard Barry 2019-08-04 15:24:15 +00:00
parent 5352cb4f45
commit 72af51cd86
16 changed files with 5179 additions and 0 deletions

View file

@ -0,0 +1,13 @@
"--core=RV32IMAC"
"-p"
"C:\devtools\IAR Systems\Embedded Workbench 8.3\riscv\config\debugger\SiFive\e31arty35t.ddf"
"-d"
"sim"