len0rd/FreeRTOS-Kernel
1
0
Fork 0
mirror of https://github.com/FreeRTOS/FreeRTOS-Kernel.git synced 2025-12-23 11:09:28 -05:00
Code Issues Projects Releases Packages Wiki Activity

Update GCC RISC-V QEMU project to support new RISC-V port and vector mode (#780)

Browse source
This commit is contained in:
Ming Yue 2022-02-08 13:58:34 -08:00 • committed by GitHub
parent 2b956b97c7
commit 673d3d7eea
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
10 changed files with 195 additions and 28 deletions
Download patch file Download diff file Expand all files Collapse all files

1
FreeRTOS/Demo/RISC-V_RV32_QEMU_VIRT_GCC/build/gcc/Makefile
View file

@ -95,6 +95,7 @@ SOURCE_FILES += (DEMO_PROJECT)/riscv-virt.c
SOURCE_FILES += ./printf-stdarg.c
ASM_SOURCE_FILES += ./start.S
ASM_SOURCE_FILES += ./RegTest.S
ASM_SOURCE_FILES += ./vector.S
#Create a list of object files with the desired output directory path.

7
FreeRTOS/Demo/RISC-V_RV32_QEMU_VIRT_GCC/build/gcc/gdbinit Normal file
View file

@ -0,0 +1,7 @@
target remote localhost:1234
set arch riscv:rv32
set remotetimeout 250
flushregs
file ./output/RTOSDemo.elf
load
tb main