len0rd/FreeRTOS-Kernel
1
0
Fork 0
mirror of https://github.com/FreeRTOS/FreeRTOS-Kernel.git synced 2025-12-07 13:45:00 -05:00
Code Issues Projects Releases Packages Wiki Activity

Merge branch 'main' into change/ulTaskGenericNotifyTake_scheduler_suspension

Browse source
This commit is contained in:
Paul Bartell 2024-02-05 11:45:20 -08:00 • committed by GitHub
commit 661f1410ff
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
11 changed files with 13 additions and 13 deletions
Download patch file Download diff file Expand all files Collapse all files

8
portable/CMakeLists.txt
View file

@ -68,12 +68,12 @@ add_library(freertos_kernel_port OBJECT
# ARMv8-A ports for GCC # ARMv8-A ports for GCC
$<$<STREQUAL:${FREERTOS_PORT},GCC_ARM_AARCH64>: $<$<STREQUAL:${FREERTOS_PORT},GCC_ARM_AARCH64>:
GCC/Arm_AARCH64/port.c GCC/ARM_AARCH64/port.c
GCC/Arm_AARCH64/portASM.S> GCC/ARM_AARCH64/portASM.S>
$<$<STREQUAL:${FREERTOS_PORT},GCC_ARM_AARCH64_SRE>: $<$<STREQUAL:${FREERTOS_PORT},GCC_ARM_AARCH64_SRE>:
GCC/Arm_AARCH64_SRE/port.c GCC/ARM_AARCH64_SRE/port.c
GCC/Arm_AARCH64_SRE/portASM.S> GCC/ARM_AARCH64_SRE/portASM.S>
# ARMv6-M port for GCC # ARMv6-M port for GCC
$<$<STREQUAL:${FREERTOS_PORT},GCC_ARM_CM0>: $<$<STREQUAL:${FREERTOS_PORT},GCC_ARM_CM0>:

4
portable/GCC/Arm_AARCH64/README.md → portable/GCC/ARM_AARCH64/README.md
View file

@ -13,11 +13,11 @@ the T32 and A32 instruction sets. Follow the
[link](https://developer.arm.com/Architectures/A-Profile%20Architecture) [link](https://developer.arm.com/Architectures/A-Profile%20Architecture)
for more information. for more information.
## Arm_AARCH64 port ## ARM_AARCH64 port
This port adds support for Armv8-A architecture AArch64 execution state. This port adds support for Armv8-A architecture AArch64 execution state.
This port is generic and can be used as a starting point for Armv8-A This port is generic and can be used as a starting point for Armv8-A
application processors. application processors.
* Arm_AARCH64 * ARM_AARCH64
* Memory mapped interace to access Arm GIC registers * Memory mapped interace to access Arm GIC registers

0
portable/GCC/Arm_AARCH64/port.c → portable/GCC/ARM_AARCH64/port.c
View file

0
portable/GCC/Arm_AARCH64/portASM.S → portable/GCC/ARM_AARCH64/portASM.S
View file

0
portable/GCC/Arm_AARCH64/portmacro.h → portable/GCC/ARM_AARCH64/portmacro.h
View file

4
portable/GCC/Arm_AARCH64_SRE/README.md → portable/GCC/ARM_AARCH64_SRE/README.md
View file

@ -13,11 +13,11 @@ the T32 and A32 instruction sets. Follow the
[link](https://developer.arm.com/Architectures/A-Profile%20Architecture) [link](https://developer.arm.com/Architectures/A-Profile%20Architecture)
for more information. for more information.
## Arm_AARCH64_SRE port ## ARM_AARCH64_SRE port
This port adds support for Armv8-A architecture AArch64 execution state. This port adds support for Armv8-A architecture AArch64 execution state.
This port is generic and can be used as a starting point for Armv8-A This port is generic and can be used as a starting point for Armv8-A
application processors. application processors.
* Arm_AARCH64_SRE * ARM_AARCH64_SRE
* System Register interace to access Arm GIC registers * System Register interace to access Arm GIC registers

0
portable/GCC/Arm_AARCH64_SRE/port.c → portable/GCC/ARM_AARCH64_SRE/port.c
View file

0
portable/GCC/Arm_AARCH64_SRE/portASM.S → portable/GCC/ARM_AARCH64_SRE/portASM.S
View file

0
portable/GCC/Arm_AARCH64_SRE/portmacro.h → portable/GCC/ARM_AARCH64_SRE/portmacro.h
View file

4
portable/GCC/ARM_CA53_64_BIT/README.md
View file

@ -8,8 +8,8 @@ Arm Cortex-A53 processor.
This port is generic and can be used as a starting point for other Armv8-A This port is generic and can be used as a starting point for other Armv8-A
application processors. Therefore, the port `ARM_CA53_64_BIT` is renamed as application processors. Therefore, the port `ARM_CA53_64_BIT` is renamed as
`Arm_AARCH64`. The existing projects that use old port `ARM_CA53_64_BIT`, `ARM_AARCH64`. The existing projects that use old port `ARM_CA53_64_BIT`,
should migrate to renamed port `Arm_AARCH64`. should migrate to renamed port `ARM_AARCH64`.
**NOTE** **NOTE**

6
portable/GCC/ARM_CA53_64_BIT_SRE/README.md
View file

@ -7,9 +7,9 @@ Arm Cortex-A53 processor.
* System Register interace to access Arm GIC registers * System Register interace to access Arm GIC registers
This port is generic and can be used as a starting point for other Armv8-A This port is generic and can be used as a starting point for other Armv8-A
application processors. Therefore, the port `Arm_AARCH64_SRE` is renamed as application processors. Therefore, the port `ARM_AARCH64_SRE` is renamed as
`Arm_AARCH64_SRE`. The existing projects that use old port `Arm_AARCH64_SRE`, `ARM_AARCH64_SRE`. The existing projects that use old port `ARM_AARCH64_SRE`,
should migrate to renamed port `Arm_AARCH64_SRE`. should migrate to renamed port `ARM_AARCH64_SRE`.
**NOTE** **NOTE**