mirror of
https://github.com/FreeRTOS/FreeRTOS-Kernel.git
synced 2025-08-20 10:08:33 -04:00
Update the IAR RX62N port files, which are now functional.
This commit is contained in:
Richard Barry
parent
a418d78163
commit
5c75dd907e
3 changed files with 84 additions and 86 deletions
|
|
@ -69,8 +69,8 @@
|
|||
|
||||
/* Tasks should start with interrupts enabled and in Supervisor mode, therefore
|
||||
PSW is set with U and I set, and PM and IPL clear. */
|
||||
#define portINITIAL_PSW ( ( portSTACK_TYPE ) 0x00030000 )
|
||||
#define portINITIAL_FPSW ( ( portSTACK_TYPE ) 0x00000100 )
|
||||
#define portINITIAL_PSW ( ( portSTACK_TYPE ) 0x00030000 )
|
||||
#define portINITIAL_FPSW ( ( portSTACK_TYPE ) 0x00000100 )
|
||||
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
|
|
@ -188,7 +188,7 @@ extern void vApplicationSetupTimerInterrupt( void );
|
|||
}
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
#pragma vector = VECT_CMT0_CMI0
|
||||
#pragma vector = configTICK_VECTOR
|
||||
__interrupt void vTickISR( void )
|
||||
{
|
||||
/* Re-enable interrupts. */
|
||||
|
|
|
|||
|
|
@ -52,134 +52,132 @@
|
|||
*/
|
||||
|
||||
PUBLIC _prvStartFirstTask
|
||||
PUBLIC _vSoftwareInterruptISR
|
||||
|
||||
PUBLIC ___interrupt_27
|
||||
|
||||
EXTERN _pxCurrentTCB
|
||||
EXTERN _vTaskSwitchContext
|
||||
|
||||
RSEG CODE:CODE(4)
|
||||
|
||||
|
||||
_prvStartFirstTask:
|
||||
|
||||
/* When starting the scheduler there is nothing that needs moving to the
|
||||
interrupt stack because the function is not called from an interrupt.
|
||||
Just ensure the current stack is the user stack. */
|
||||
SETPSW U
|
||||
SETPSW U
|
||||
|
||||
/* Obtain the location of the stack associated with which ever task
|
||||
pxCurrentTCB is currently pointing to. */
|
||||
MOV.L #_pxCurrentTCB, R15
|
||||
MOV.L [R15], R15
|
||||
MOV.L [R15], R0
|
||||
MOV.L #_pxCurrentTCB, R15
|
||||
MOV.L [R15], R15
|
||||
MOV.L [R15], R0
|
||||
|
||||
/* Restore the registers from the stack of the task pointed to by
|
||||
pxCurrentTCB. */
|
||||
POP R15
|
||||
|
||||
POP R15
|
||||
|
||||
/* Accumulator low 32 bits. */
|
||||
MVTACLO R15
|
||||
POP R15
|
||||
|
||||
MVTACLO R15
|
||||
POP R15
|
||||
|
||||
/* Accumulator high 32 bits. */
|
||||
MVTACHI R15
|
||||
POP R15
|
||||
|
||||
MVTACHI R15
|
||||
POP R15
|
||||
|
||||
/* Floating point status word. */
|
||||
MVTC R15, FPSW
|
||||
|
||||
MVTC R15, FPSW
|
||||
|
||||
/* R1 to R15 - R0 is not included as it is the SP. */
|
||||
POPM R1-R15
|
||||
|
||||
POPM R1-R15
|
||||
|
||||
/* This pops the remaining registers. */
|
||||
RTE
|
||||
NOP
|
||||
NOP
|
||||
RTE
|
||||
NOP
|
||||
NOP
|
||||
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
_vSoftwareInterruptISR:
|
||||
/* The software interrupt - overwrite the default 'weak' definition. */
|
||||
___interrupt_27:
|
||||
|
||||
/* Re-enable interrupts. */
|
||||
SETPSW I
|
||||
|
||||
/* Move the data that was automatically pushed onto the interrupt stack when
|
||||
the interrupt occurred from the interrupt stack to the user stack.
|
||||
|
||||
|
||||
R15 is saved before it is clobbered. */
|
||||
PUSH.L R15
|
||||
|
||||
PUSH.L R15
|
||||
|
||||
/* Read the user stack pointer. */
|
||||
MVFC USP, R15
|
||||
|
||||
MVFC USP, R15
|
||||
|
||||
/* Move the address down to the data being moved. */
|
||||
SUB #12, R15
|
||||
MVTC R15, USP
|
||||
|
||||
SUB #12, R15
|
||||
MVTC R15, USP
|
||||
|
||||
/* Copy the data across, R15, then PC, then PSW. */
|
||||
MOV.L [ R0 ], [ R15 ]
|
||||
MOV.L 4[ R0 ], 4[ R15 ]
|
||||
MOV.L 8[ R0 ], 8[ R15 ]
|
||||
MOV.L [ R0 ], [ R15 ]
|
||||
MOV.L 4[ R0 ], 4[ R15 ]
|
||||
MOV.L 8[ R0 ], 8[ R15 ]
|
||||
|
||||
/* Move the interrupt stack pointer to its new correct position. */
|
||||
ADD #12, R0
|
||||
|
||||
ADD #12, R0
|
||||
|
||||
/* All the rest of the registers are saved directly to the user stack. */
|
||||
SETPSW U
|
||||
SETPSW U
|
||||
|
||||
/* Save the rest of the general registers (R15 has been saved already). */
|
||||
PUSHM R1-R14
|
||||
|
||||
PUSHM R1-R14
|
||||
|
||||
/* Save the FPSW and accumulator. */
|
||||
MVFC FPSW, R15
|
||||
PUSH.L R15
|
||||
MVFACHI R15
|
||||
PUSH.L R15
|
||||
|
||||
MVFC FPSW, R15
|
||||
PUSH.L R15
|
||||
MVFACHI R15
|
||||
PUSH.L R15
|
||||
|
||||
/* Middle word. */
|
||||
MVFACMI R15
|
||||
|
||||
MVFACMI R15
|
||||
|
||||
/* Shifted left as it is restored to the low order word. */
|
||||
SHLL #16, R15
|
||||
PUSH.L R15
|
||||
SHLL #16, R15
|
||||
PUSH.L R15
|
||||
|
||||
/* Save the stack pointer to the TCB. */
|
||||
MOV.L #_pxCurrentTCB, R15
|
||||
MOV.L [ R15 ], R15
|
||||
MOV.L R0, [ R15 ]
|
||||
|
||||
MOV.L #_pxCurrentTCB, R15
|
||||
MOV.L [ R15 ], R15
|
||||
MOV.L R0, [ R15 ]
|
||||
|
||||
/* Ensure the interrupt mask is set to the syscall priority while the kernel
|
||||
structures are being accessed. */
|
||||
MVTIPL #4
|
||||
MVTIPL #4
|
||||
|
||||
/* Select the next task to run. */
|
||||
BSR.A _vTaskSwitchContext
|
||||
BSR.A _vTaskSwitchContext
|
||||
|
||||
/* Reset the interrupt mask as no more data structure access is required. */
|
||||
MVTIPL #1
|
||||
MVTIPL #1
|
||||
|
||||
/* Load the stack pointer of the task that is now selected as the Running
|
||||
state task from its TCB. */
|
||||
MOV.L #_pxCurrentTCB,R15
|
||||
MOV.L [ R15 ], R15
|
||||
MOV.L [ R15 ], R0
|
||||
MOV.L #_pxCurrentTCB,R15
|
||||
MOV.L [ R15 ], R15
|
||||
MOV.L [ R15 ], R0
|
||||
|
||||
/* Restore the context of the new task. The PSW (Program Status Word) and
|
||||
PC will be popped by the RTE instruction. */
|
||||
POP R15
|
||||
MVTACLO R15
|
||||
POP R15
|
||||
MVTACHI R15
|
||||
POP R15
|
||||
MVTC R15, FPSW
|
||||
POPM R1-R15
|
||||
RTE
|
||||
NOP
|
||||
NOP
|
||||
|
||||
/*:: i(configMAX_SYSCALL_INTERRUPT_PRIORITY), i(configKERNEL_INTERRUPT_PRIORITY)*/
|
||||
POP R15
|
||||
MVTACLO R15
|
||||
POP R15
|
||||
MVTACHI R15
|
||||
POP R15
|
||||
MVTC R15, FPSW
|
||||
POPM R1-R15
|
||||
RTE
|
||||
NOP
|
||||
NOP
|
||||
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
|
||||
|
||||
END
|
||||
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue