mirror of
https://github.com/FreeRTOS/FreeRTOS-Kernel.git
synced 2025-08-01 08:54:14 -04:00
Preparing for maintenance release -
Bug fix - issue introduced in V8.2.2 when the current timer list is empty and the overflow timer list is not empty. Add PIC32MZ EF (floating point) support and update the MZ demo project to test the flop context switching. Improve efficiency of the stack overflow checking. Add CLI to RX71M demo. General tidy up of new RZ and RX projects - including ensuring the UART driver copes with 0 length strings. Add stack overflow checking to the [old] PIC24 demo.
This commit is contained in:
Richard Barry
parent
38cb08133d
commit
57cc3389a5
84 changed files with 4972 additions and 1813 deletions
|
|
@ -79,7 +79,6 @@
|
|||
#include "string.h"
|
||||
|
||||
/* Hardware specifics. */
|
||||
#warning RX600v1 port included chip specific header file here.
|
||||
#include <machine.h>
|
||||
|
||||
/*-----------------------------------------------------------*/
|
||||
|
|
|
|||
|
|
@ -69,9 +69,94 @@
|
|||
|
||||
#include "FreeRTOSConfig.h"
|
||||
|
||||
#define portCONTEXT_SIZE 160
|
||||
#define portEPC_STACK_LOCATION 152
|
||||
#define portSTATUS_STACK_LOCATION 156
|
||||
#define portCONTEXT_SIZE 160
|
||||
#define portEPC_STACK_LOCATION 152
|
||||
#define portSTATUS_STACK_LOCATION 156
|
||||
#define portFPCSR_STACK_LOCATION 0
|
||||
#define portTASK_HAS_FPU_STACK_LOCATION 0
|
||||
#define portFPU_CONTEXT_SIZE 264
|
||||
|
||||
/******************************************************************/
|
||||
.macro portSAVE_FPU_REGS offset, base
|
||||
/* Macro to assist with saving just the FPU registers to the
|
||||
* specified address and base offset,
|
||||
* offset is a constant, base is the base pointer register */
|
||||
|
||||
sdc1 $f31, \offset + 248(\base)
|
||||
sdc1 $f30, \offset + 240(\base)
|
||||
sdc1 $f29, \offset + 232(\base)
|
||||
sdc1 $f28, \offset + 224(\base)
|
||||
sdc1 $f27, \offset + 216(\base)
|
||||
sdc1 $f26, \offset + 208(\base)
|
||||
sdc1 $f25, \offset + 200(\base)
|
||||
sdc1 $f24, \offset + 192(\base)
|
||||
sdc1 $f23, \offset + 184(\base)
|
||||
sdc1 $f22, \offset + 176(\base)
|
||||
sdc1 $f21, \offset + 168(\base)
|
||||
sdc1 $f20, \offset + 160(\base)
|
||||
sdc1 $f19, \offset + 152(\base)
|
||||
sdc1 $f18, \offset + 144(\base)
|
||||
sdc1 $f17, \offset + 136(\base)
|
||||
sdc1 $f16, \offset + 128(\base)
|
||||
sdc1 $f15, \offset + 120(\base)
|
||||
sdc1 $f14, \offset + 112(\base)
|
||||
sdc1 $f13, \offset + 104(\base)
|
||||
sdc1 $f12, \offset + 96(\base)
|
||||
sdc1 $f11, \offset + 88(\base)
|
||||
sdc1 $f10, \offset + 80(\base)
|
||||
sdc1 $f9, \offset + 72(\base)
|
||||
sdc1 $f8, \offset + 64(\base)
|
||||
sdc1 $f7, \offset + 56(\base)
|
||||
sdc1 $f6, \offset + 48(\base)
|
||||
sdc1 $f5, \offset + 40(\base)
|
||||
sdc1 $f4, \offset + 32(\base)
|
||||
sdc1 $f3, \offset + 24(\base)
|
||||
sdc1 $f2, \offset + 16(\base)
|
||||
sdc1 $f1, \offset + 8(\base)
|
||||
sdc1 $f0, \offset + 0(\base)
|
||||
|
||||
.endm
|
||||
|
||||
/******************************************************************/
|
||||
.macro portLOAD_FPU_REGS offset, base
|
||||
/* Macro to assist with loading just the FPU registers from the
|
||||
* specified address and base offset, offset is a constant,
|
||||
* base is the base pointer register */
|
||||
|
||||
ldc1 $f0, \offset + 0(\base)
|
||||
ldc1 $f1, \offset + 8(\base)
|
||||
ldc1 $f2, \offset + 16(\base)
|
||||
ldc1 $f3, \offset + 24(\base)
|
||||
ldc1 $f4, \offset + 32(\base)
|
||||
ldc1 $f5, \offset + 40(\base)
|
||||
ldc1 $f6, \offset + 48(\base)
|
||||
ldc1 $f7, \offset + 56(\base)
|
||||
ldc1 $f8, \offset + 64(\base)
|
||||
ldc1 $f9, \offset + 72(\base)
|
||||
ldc1 $f10, \offset + 80(\base)
|
||||
ldc1 $f11, \offset + 88(\base)
|
||||
ldc1 $f12, \offset + 96(\base)
|
||||
ldc1 $f13, \offset + 104(\base)
|
||||
ldc1 $f14, \offset + 112(\base)
|
||||
ldc1 $f15, \offset + 120(\base)
|
||||
ldc1 $f16, \offset + 128(\base)
|
||||
ldc1 $f17, \offset + 136(\base)
|
||||
ldc1 $f18, \offset + 144(\base)
|
||||
ldc1 $f19, \offset + 152(\base)
|
||||
ldc1 $f20, \offset + 160(\base)
|
||||
ldc1 $f21, \offset + 168(\base)
|
||||
ldc1 $f22, \offset + 176(\base)
|
||||
ldc1 $f23, \offset + 184(\base)
|
||||
ldc1 $f24, \offset + 192(\base)
|
||||
ldc1 $f25, \offset + 200(\base)
|
||||
ldc1 $f26, \offset + 208(\base)
|
||||
ldc1 $f27, \offset + 216(\base)
|
||||
ldc1 $f28, \offset + 224(\base)
|
||||
ldc1 $f29, \offset + 232(\base)
|
||||
ldc1 $f30, \offset + 240(\base)
|
||||
ldc1 $f31, \offset + 248(\base)
|
||||
|
||||
.endm
|
||||
|
||||
/******************************************************************/
|
||||
.macro portSAVE_CONTEXT
|
||||
|
|
@ -81,10 +166,37 @@
|
|||
captured. */
|
||||
mfc0 k0, _CP0_CAUSE
|
||||
addiu sp, sp, -portCONTEXT_SIZE
|
||||
|
||||
#if ( __mips_hard_float == 1 ) && ( configUSE_TASK_FPU_SUPPORT == 1 )
|
||||
/* Test if we are already using the system stack. Only tasks may use the
|
||||
FPU so if we are already in a nested interrupt then the FPU context does
|
||||
not require saving. */
|
||||
la k1, uxInterruptNesting
|
||||
lw k1, 0(k1)
|
||||
bne k1, zero, 2f
|
||||
nop
|
||||
|
||||
/* Test if the current task needs the FPU context saving. */
|
||||
la k1, ulTaskHasFPUContext
|
||||
lw k1, 0(k1)
|
||||
beq k1, zero, 1f
|
||||
nop
|
||||
|
||||
/* Adjust the stack to account for the additional FPU context.*/
|
||||
addiu sp, sp, -portFPU_CONTEXT_SIZE
|
||||
|
||||
1:
|
||||
/* Save the ulTaskHasFPUContext flag. */
|
||||
sw k1, portTASK_HAS_FPU_STACK_LOCATION(sp)
|
||||
|
||||
2:
|
||||
#endif
|
||||
|
||||
mfc0 k1, _CP0_STATUS
|
||||
|
||||
/* Also save s6 and s5 so they can be used. Any nesting interrupts should
|
||||
maintain the values of these registers across the ISR. */
|
||||
/* Also save s7, s6 and s5 so they can be used. Any nesting interrupts
|
||||
should maintain the values of these registers across the ISR. */
|
||||
sw s7, 48(sp)
|
||||
sw s6, 44(sp)
|
||||
sw s5, 40(sp)
|
||||
sw k1, portSTATUS_STACK_LOCATION(sp)
|
||||
|
|
@ -173,6 +285,29 @@
|
|||
mflo s6, $ac0
|
||||
sw s6, 8(s5)
|
||||
|
||||
/* Save the FPU context if the nesting count was zero. */
|
||||
#if ( __mips_hard_float == 1 ) && ( configUSE_TASK_FPU_SUPPORT == 1 )
|
||||
la s6, uxInterruptNesting
|
||||
lw s6, 0(s6)
|
||||
addiu s6, s6, -1
|
||||
bne s6, zero, 1f
|
||||
nop
|
||||
|
||||
/* Test if the current task needs the FPU context saving. */
|
||||
lw s6, portTASK_HAS_FPU_STACK_LOCATION(s5)
|
||||
beq s6, zero, 1f
|
||||
nop
|
||||
|
||||
/* Save the FPU registers. */
|
||||
portSAVE_FPU_REGS ( portCONTEXT_SIZE + 8 ), s5
|
||||
|
||||
/* Save the FPU status register */
|
||||
cfc1 s6, $f31
|
||||
sw s6, (portCONTEXT_SIZE + portFPCSR_STACK_LOCATION)(s5)
|
||||
|
||||
1:
|
||||
#endif
|
||||
|
||||
/* Update the task stack pointer value if nesting is zero. */
|
||||
la s6, uxInterruptNesting
|
||||
lw s6, (s6)
|
||||
|
|
@ -199,8 +334,24 @@
|
|||
la s6, uxSavedTaskStackPointer
|
||||
lw s5, (s6)
|
||||
|
||||
#if ( __mips_hard_float == 1 ) && ( configUSE_TASK_FPU_SUPPORT == 1 )
|
||||
/* Restore the FPU context if required. */
|
||||
lw s6, portTASK_HAS_FPU_STACK_LOCATION(s5)
|
||||
beq s6, zero, 1f
|
||||
nop
|
||||
|
||||
/* Restore the FPU registers. */
|
||||
portLOAD_FPU_REGS ( portCONTEXT_SIZE + 8 ), s5
|
||||
|
||||
/* Restore the FPU status register. */
|
||||
lw s6, ( portCONTEXT_SIZE + portFPCSR_STACK_LOCATION )(s5)
|
||||
ctc1 s6, $f31
|
||||
#endif
|
||||
|
||||
1:
|
||||
|
||||
/* Restore the context. */
|
||||
1: lw s6, 128(s5)
|
||||
lw s6, 128(s5)
|
||||
mthi s6, $ac1
|
||||
lw s6, 124(s5)
|
||||
mtlo s6, $ac1
|
||||
|
|
@ -213,7 +364,7 @@
|
|||
lw s6, 144(s5)
|
||||
mthi s6, $ac3
|
||||
lw s6, 140(s5)
|
||||
mtlo s6, $ac3
|
||||
mtlo s6, $ac3
|
||||
|
||||
/* Restore DSPControl. */
|
||||
lw s6, 148(s5)
|
||||
|
|
@ -227,6 +378,7 @@
|
|||
|
||||
/* s6 is loaded as it was used as a scratch register and therefore saved
|
||||
as part of the interrupt context. */
|
||||
lw s7, 48(s5)
|
||||
lw s6, 44(s5)
|
||||
lw v0, 52(s5)
|
||||
lw v1, 56(s5)
|
||||
|
|
@ -257,14 +409,60 @@
|
|||
addiu k1, k1, -1
|
||||
sw k1, 0(k0)
|
||||
|
||||
lw k0, portSTATUS_STACK_LOCATION(s5)
|
||||
lw k1, portEPC_STACK_LOCATION(s5)
|
||||
#if ( __mips_hard_float == 1 ) && ( configUSE_TASK_FPU_SUPPORT == 1 )
|
||||
/* If the nesting count is now zero then the FPU context may be restored. */
|
||||
bne k1, zero, 1f
|
||||
nop
|
||||
|
||||
/* Leave the stack in its original state. First load sp from s5, then
|
||||
restore s5 from the stack. */
|
||||
add sp, zero, s5
|
||||
lw s5, 40(sp)
|
||||
addiu sp, sp, portCONTEXT_SIZE
|
||||
/* Restore the value of ulTaskHasFPUContext */
|
||||
la k0, ulTaskHasFPUContext
|
||||
lw k1, 0(s5)
|
||||
sw k1, 0(k0)
|
||||
|
||||
/* If the task does not have an FPU context then adjust the stack normally. */
|
||||
beq k1, zero, 1f
|
||||
nop
|
||||
|
||||
/* Restore the STATUS and EPC registers */
|
||||
lw k0, portSTATUS_STACK_LOCATION(s5)
|
||||
lw k1, portEPC_STACK_LOCATION(s5)
|
||||
|
||||
/* Leave the stack in its original state. First load sp from s5, then
|
||||
restore s5 from the stack. */
|
||||
add sp, zero, s5
|
||||
lw s5, 40(sp)
|
||||
|
||||
/* Adjust the stack pointer to remove the FPU context */
|
||||
addiu sp, sp, portFPU_CONTEXT_SIZE
|
||||
beq zero, zero, 2f
|
||||
nop
|
||||
|
||||
1: /* Restore the STATUS and EPC registers */
|
||||
lw k0, portSTATUS_STACK_LOCATION(s5)
|
||||
lw k1, portEPC_STACK_LOCATION(s5)
|
||||
|
||||
/* Leave the stack in its original state. First load sp from s5, then
|
||||
restore s5 from the stack. */
|
||||
add sp, zero, s5
|
||||
lw s5, 40(sp)
|
||||
|
||||
2: /* Adjust the stack pointer */
|
||||
addiu sp, sp, portCONTEXT_SIZE
|
||||
|
||||
#else
|
||||
|
||||
/* Restore the frame when there is no hardware FP support. */
|
||||
lw k0, portSTATUS_STACK_LOCATION(s5)
|
||||
lw k1, portEPC_STACK_LOCATION(s5)
|
||||
|
||||
/* Leave the stack in its original state. First load sp from s5, then
|
||||
restore s5 from the stack. */
|
||||
add sp, zero, s5
|
||||
lw s5, 40(sp)
|
||||
|
||||
addiu sp, sp, portCONTEXT_SIZE
|
||||
|
||||
#endif // ( __mips_hard_float == 1 ) && ( configUSE_TASK_FPU_SUPPORT == 1 )
|
||||
|
||||
mtc0 k0, _CP0_STATUS
|
||||
mtc0 k1, _CP0_EPC
|
||||
|
|
|
|||
|
|
@ -93,6 +93,8 @@
|
|||
#define portIE_BIT ( 0x00000001 )
|
||||
#define portEXL_BIT ( 0x00000002 )
|
||||
#define portMX_BIT ( 0x01000000 ) /* Allow access to DSP instructions. */
|
||||
#define portCU1_BIT ( 0x20000000 ) /* enable CP1 for parts with hardware. */
|
||||
#define portFR_BIT ( 0x04000000 ) /* Enable 64 bit floating point registers. */
|
||||
|
||||
/* Bits within the CAUSE register. */
|
||||
#define portCORE_SW_0 ( 0x00000100 )
|
||||
|
|
@ -100,7 +102,16 @@
|
|||
|
||||
/* The EXL bit is set to ensure interrupts do not occur while the context of
|
||||
the first task is being restored. */
|
||||
#define portINITIAL_SR ( portIE_BIT | portEXL_BIT | portMX_BIT )
|
||||
#if ( __mips_hard_float == 1 )
|
||||
#define portINITIAL_SR ( portIE_BIT | portEXL_BIT | portMX_BIT | portFR_BIT | portCU1_BIT )
|
||||
#else
|
||||
#define portINITIAL_SR ( portIE_BIT | portEXL_BIT | portMX_BIT )
|
||||
#endif
|
||||
|
||||
/* The initial value to store into the FPU status and control register. This is
|
||||
only used on parts that support a hardware FPU. */
|
||||
#define portINITIAL_FPSCR (0x1000000) /* High perf on denormal ops */
|
||||
|
||||
|
||||
/*
|
||||
By default port.c generates its tick interrupt from TIMER1. The user can
|
||||
|
|
@ -184,6 +195,12 @@ StackType_t xISRStack[ configISR_STACK_SIZE ] = { 0 };
|
|||
the callers stack, as some functions seem to want to do this. */
|
||||
const StackType_t * const xISRStackTop = &( xISRStack[ configISR_STACK_SIZE - 7 ] );
|
||||
|
||||
/* Saved as part of the task context. Set to pdFALSE if the task does not
|
||||
require an FPU context. */
|
||||
#if ( __mips_hard_float == 1 ) && ( configUSE_TASK_FPU_SUPPORT == 1 )
|
||||
uint32_t ulTaskHasFPUContext = 0;
|
||||
#endif
|
||||
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
/*
|
||||
|
|
@ -191,7 +208,8 @@ const StackType_t * const xISRStackTop = &( xISRStack[ configISR_STACK_SIZE - 7
|
|||
*/
|
||||
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
|
||||
{
|
||||
/* Ensure byte alignment is maintained when leaving this function. */
|
||||
/* Ensure 8 byte alignment is maintained when leaving this function. */
|
||||
pxTopOfStack--;
|
||||
pxTopOfStack--;
|
||||
|
||||
*pxTopOfStack = (StackType_t) 0xDEADBEEF;
|
||||
|
|
@ -207,10 +225,10 @@ StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t px
|
|||
pxTopOfStack--;
|
||||
|
||||
*pxTopOfStack = (StackType_t) pxCode; /* CP0_EPC */
|
||||
pxTopOfStack -= 7; /* Includes space for AC1 - AC3. */
|
||||
|
||||
*pxTopOfStack = (StackType_t) 0x00000000; /* DSPControl */
|
||||
pxTopOfStack--;
|
||||
|
||||
*pxTopOfStack = (StackType_t) 0x00000000; /* DSPControl */
|
||||
pxTopOfStack -= 7; /* Includes space for AC1 - AC3. */
|
||||
|
||||
*pxTopOfStack = (StackType_t) portTASK_RETURN_ADDRESS; /* ra */
|
||||
pxTopOfStack -= 15;
|
||||
|
|
@ -218,6 +236,8 @@ StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t px
|
|||
*pxTopOfStack = (StackType_t) pvParameters; /* Parameters to pass in. */
|
||||
pxTopOfStack -= 15;
|
||||
|
||||
*pxTopOfStack = (StackType_t) pdFALSE; /*by default disable FPU context save on parts with FPU */
|
||||
|
||||
return pxTopOfStack;
|
||||
}
|
||||
/*-----------------------------------------------------------*/
|
||||
|
|
@ -361,6 +381,27 @@ void vPortClearInterruptMaskFromISR( UBaseType_t uxSavedStatusRegister )
|
|||
}
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
#if ( __mips_hard_float == 1 ) && ( configUSE_TASK_FPU_SUPPORT == 1 )
|
||||
|
||||
void vPortTaskUsesFPU(void)
|
||||
{
|
||||
extern void vPortInitialiseFPSCR( uint32_t uxFPSCRInit );
|
||||
|
||||
portENTER_CRITICAL();
|
||||
|
||||
/* Initialise the floating point status register. */
|
||||
vPortInitialiseFPSCR(portINITIAL_FPSCR);
|
||||
|
||||
/* A task is registering the fact that it needs a FPU context. Set the
|
||||
FPU flag (saved as part of the task context). */
|
||||
ulTaskHasFPUContext = pdTRUE;
|
||||
|
||||
portEXIT_CRITICAL();
|
||||
}
|
||||
|
||||
#endif /* __mips_hard_float == 1 */
|
||||
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
|
||||
|
||||
|
|
|
|||
|
|
@ -77,10 +77,12 @@
|
|||
.extern vTaskSwitchContext
|
||||
.extern vPortIncrementTick
|
||||
.extern xISRStackTop
|
||||
.extern ulTaskHasFPUContext
|
||||
|
||||
.global vPortStartFirstTask
|
||||
.global vPortYieldISR
|
||||
.global vPortTickInterruptHandler
|
||||
.global vPortInitialiseFPSCR
|
||||
|
||||
|
||||
/******************************************************************/
|
||||
|
|
@ -189,228 +191,621 @@ vPortStartFirstTask:
|
|||
.ent vPortYieldISR
|
||||
vPortYieldISR:
|
||||
|
||||
/* Make room for the context. First save the current status so it can be
|
||||
manipulated, and the cause and EPC registers so thier original values are
|
||||
captured. */
|
||||
addiu sp, sp, -portCONTEXT_SIZE
|
||||
mfc0 k1, _CP0_STATUS
|
||||
#if ( __mips_hard_float == 1 ) && ( configUSE_TASK_FPU_SUPPORT == 1 )
|
||||
/* Code sequence for FPU support, the context save requires advance
|
||||
knowledge of the stack frame size and if the current task actually uses the
|
||||
FPU. */
|
||||
|
||||
/* Also save s6 and s5 so they can be used. Any nesting interrupts should
|
||||
maintain the values of these registers across the ISR. */
|
||||
sw s6, 44(sp)
|
||||
sw s5, 40(sp)
|
||||
sw k1, portSTATUS_STACK_LOCATION(sp)
|
||||
/* Make room for the context. First save the current status so it can be
|
||||
manipulated, and the cause and EPC registers so their original values are
|
||||
captured. */
|
||||
la k0, ulTaskHasFPUContext
|
||||
lw k0, 0(k0)
|
||||
beq k0, zero, 1f
|
||||
addiu sp, sp, -portCONTEXT_SIZE /* always reserve space for the context. */
|
||||
addiu sp, sp, -portFPU_CONTEXT_SIZE /* reserve additional space for the FPU context. */
|
||||
1:
|
||||
mfc0 k1, _CP0_STATUS
|
||||
|
||||
/* Prepare to re-enabled interrupts above the kernel priority. */
|
||||
ins k1, zero, 10, 7 /* Clear IPL bits 0:6. */
|
||||
ins k1, zero, 18, 1 /* Clear IPL bit 7. It would be an error here if this bit were set anyway. */
|
||||
ori k1, k1, ( configMAX_SYSCALL_INTERRUPT_PRIORITY << 10 )
|
||||
ins k1, zero, 1, 4 /* Clear EXL, ERL and UM. */
|
||||
/* Also save s6 and s5 so they can be used. Any nesting interrupts should
|
||||
maintain the values of these registers across the ISR. */
|
||||
sw s6, 44(sp)
|
||||
sw s5, 40(sp)
|
||||
sw k1, portSTATUS_STACK_LOCATION(sp)
|
||||
sw k0, portTASK_HAS_FPU_STACK_LOCATION(sp)
|
||||
|
||||
/* s5 is used as the frame pointer. */
|
||||
add s5, zero, sp
|
||||
/* Prepare to re-enabled interrupts above the kernel priority. */
|
||||
ins k1, zero, 10, 7 /* Clear IPL bits 0:6. */
|
||||
ins k1, zero, 18, 1 /* Clear IPL bit 7. It would be an error here if this bit were set anyway. */
|
||||
ori k1, k1, ( configMAX_SYSCALL_INTERRUPT_PRIORITY << 10 )
|
||||
ins k1, zero, 1, 4 /* Clear EXL, ERL and UM. */
|
||||
|
||||
/* Swap to the system stack. This is not conditional on the nesting
|
||||
count as this interrupt is always the lowest priority and therefore
|
||||
the nesting is always 0. */
|
||||
la sp, xISRStackTop
|
||||
lw sp, (sp)
|
||||
/* s5 is used as the frame pointer. */
|
||||
add s5, zero, sp
|
||||
|
||||
/* Set the nesting count. */
|
||||
la k0, uxInterruptNesting
|
||||
addiu s6, zero, 1
|
||||
sw s6, 0(k0)
|
||||
/* Swap to the system stack. This is not conditional on the nesting
|
||||
count as this interrupt is always the lowest priority and therefore
|
||||
the nesting is always 0. */
|
||||
la sp, xISRStackTop
|
||||
lw sp, (sp)
|
||||
|
||||
/* s6 holds the EPC value, this is saved with the rest of the context
|
||||
after interrupts are enabled. */
|
||||
mfc0 s6, _CP0_EPC
|
||||
/* Set the nesting count. */
|
||||
la k0, uxInterruptNesting
|
||||
addiu s6, zero, 1
|
||||
sw s6, 0(k0)
|
||||
|
||||
/* Re-enable interrupts above configMAX_SYSCALL_INTERRUPT_PRIORITY. */
|
||||
mtc0 k1, _CP0_STATUS
|
||||
/* s6 holds the EPC value, this is saved with the rest of the context
|
||||
after interrupts are enabled. */
|
||||
mfc0 s6, _CP0_EPC
|
||||
|
||||
/* Save the context into the space just created. s6 is saved again
|
||||
here as it now contains the EPC value. */
|
||||
sw ra, 120(s5)
|
||||
sw s8, 116(s5)
|
||||
sw t9, 112(s5)
|
||||
sw t8, 108(s5)
|
||||
sw t7, 104(s5)
|
||||
sw t6, 100(s5)
|
||||
sw t5, 96(s5)
|
||||
sw t4, 92(s5)
|
||||
sw t3, 88(s5)
|
||||
sw t2, 84(s5)
|
||||
sw t1, 80(s5)
|
||||
sw t0, 76(s5)
|
||||
sw a3, 72(s5)
|
||||
sw a2, 68(s5)
|
||||
sw a1, 64(s5)
|
||||
sw a0, 60(s5)
|
||||
sw v1, 56(s5)
|
||||
sw v0, 52(s5)
|
||||
sw s7, 48(s5)
|
||||
sw s6, portEPC_STACK_LOCATION(s5)
|
||||
/* s5 and s6 has already been saved. */
|
||||
sw s4, 36(s5)
|
||||
sw s3, 32(s5)
|
||||
sw s2, 28(s5)
|
||||
sw s1, 24(s5)
|
||||
sw s0, 20(s5)
|
||||
sw $1, 16(s5)
|
||||
/* Re-enable interrupts above configMAX_SYSCALL_INTERRUPT_PRIORITY. */
|
||||
mtc0 k1, _CP0_STATUS
|
||||
|
||||
/* s7 is used as a scratch register as this should always be saved across
|
||||
nesting interrupts. */
|
||||
/* Save the context into the space just created. s6 is saved again
|
||||
here as it now contains the EPC value. */
|
||||
sw ra, 120(s5)
|
||||
sw s8, 116(s5)
|
||||
sw t9, 112(s5)
|
||||
sw t8, 108(s5)
|
||||
sw t7, 104(s5)
|
||||
sw t6, 100(s5)
|
||||
sw t5, 96(s5)
|
||||
sw t4, 92(s5)
|
||||
sw t3, 88(s5)
|
||||
sw t2, 84(s5)
|
||||
sw t1, 80(s5)
|
||||
sw t0, 76(s5)
|
||||
sw a3, 72(s5)
|
||||
sw a2, 68(s5)
|
||||
sw a1, 64(s5)
|
||||
sw a0, 60(s5)
|
||||
sw v1, 56(s5)
|
||||
sw v0, 52(s5)
|
||||
sw s7, 48(s5)
|
||||
sw s6, portEPC_STACK_LOCATION(s5)
|
||||
/* s5 and s6 has already been saved. */
|
||||
sw s4, 36(s5)
|
||||
sw s3, 32(s5)
|
||||
sw s2, 28(s5)
|
||||
sw s1, 24(s5)
|
||||
sw s0, 20(s5)
|
||||
sw $1, 16(s5)
|
||||
|
||||
/* Save the AC0, AC1, AC2 and AC3. */
|
||||
mfhi s7, $ac1
|
||||
sw s7, 128(s5)
|
||||
mflo s7, $ac1
|
||||
sw s7, 124(s5)
|
||||
/* s7 is used as a scratch register as this should always be saved across
|
||||
nesting interrupts. */
|
||||
|
||||
mfhi s7, $ac2
|
||||
sw s7, 136(s5)
|
||||
mflo s7, $ac2
|
||||
sw s7, 132(s5)
|
||||
/* Save the AC0, AC1, AC2 and AC3. */
|
||||
mfhi s7, $ac1
|
||||
sw s7, 128(s5)
|
||||
mflo s7, $ac1
|
||||
sw s7, 124(s5)
|
||||
|
||||
mfhi s7, $ac3
|
||||
sw s7, 144(s5)
|
||||
mflo s7, $ac3
|
||||
sw s7, 140(s5)
|
||||
mfhi s7, $ac2
|
||||
sw s7, 136(s5)
|
||||
mflo s7, $ac2
|
||||
sw s7, 132(s5)
|
||||
|
||||
rddsp s7
|
||||
sw s7, 148(s5)
|
||||
mfhi s7, $ac3
|
||||
sw s7, 144(s5)
|
||||
mflo s7, $ac3
|
||||
sw s7, 140(s5)
|
||||
|
||||
mfhi s7, $ac0
|
||||
sw s7, 12(s5)
|
||||
mflo s7, $ac0
|
||||
sw s7, 8(s5)
|
||||
rddsp s7
|
||||
sw s7, 148(s5)
|
||||
|
||||
/* Save the stack pointer to the task. */
|
||||
la s7, pxCurrentTCB
|
||||
lw s7, (s7)
|
||||
sw s5, (s7)
|
||||
mfhi s7, $ac0
|
||||
sw s7, 12(s5)
|
||||
mflo s7, $ac0
|
||||
sw s7, 8(s5)
|
||||
|
||||
/* Set the interrupt mask to the max priority that can use the API. The
|
||||
yield handler will only be called at configKERNEL_INTERRUPT_PRIORITY which
|
||||
is below configMAX_SYSCALL_INTERRUPT_PRIORITY - so this can only ever
|
||||
raise the IPL value and never lower it. */
|
||||
di
|
||||
ehb
|
||||
mfc0 s7, _CP0_STATUS
|
||||
ins s7, zero, 10, 7
|
||||
ins s7, zero, 18, 1
|
||||
ori s6, s7, ( configMAX_SYSCALL_INTERRUPT_PRIORITY << 10 ) | 1
|
||||
/* Test if FPU context save is required. */
|
||||
lw s7, portTASK_HAS_FPU_STACK_LOCATION(s5)
|
||||
beq s7, zero, 1f
|
||||
nop
|
||||
|
||||
/* This mtc0 re-enables interrupts, but only above
|
||||
configMAX_SYSCALL_INTERRUPT_PRIORITY. */
|
||||
mtc0 s6, _CP0_STATUS
|
||||
ehb
|
||||
/* Save the FPU registers above the normal context. */
|
||||
portSAVE_FPU_REGS (portCONTEXT_SIZE + 8), s5
|
||||
|
||||
/* Clear the software interrupt in the core. */
|
||||
mfc0 s6, _CP0_CAUSE
|
||||
ins s6, zero, 8, 1
|
||||
mtc0 s6, _CP0_CAUSE
|
||||
ehb
|
||||
/* Save the FPU status register */
|
||||
cfc1 s7, $f31
|
||||
sw s7, ( portCONTEXT_SIZE + portFPCSR_STACK_LOCATION )(s5)
|
||||
|
||||
/* Clear the interrupt in the interrupt controller. */
|
||||
la s6, IFS0CLR
|
||||
addiu s4, zero, 2
|
||||
sw s4, (s6)
|
||||
1:
|
||||
/* Save the stack pointer to the task. */
|
||||
la s7, pxCurrentTCB
|
||||
lw s7, (s7)
|
||||
sw s5, (s7)
|
||||
|
||||
jal vTaskSwitchContext
|
||||
nop
|
||||
/* Set the interrupt mask to the max priority that can use the API. The
|
||||
yield handler will only be called at configKERNEL_INTERRUPT_PRIORITY which
|
||||
is below configMAX_SYSCALL_INTERRUPT_PRIORITY - so this can only ever
|
||||
raise the IPL value and never lower it. */
|
||||
di
|
||||
ehb
|
||||
mfc0 s7, _CP0_STATUS
|
||||
ins s7, zero, 10, 7
|
||||
ins s7, zero, 18, 1
|
||||
ori s6, s7, ( configMAX_SYSCALL_INTERRUPT_PRIORITY << 10 ) | 1
|
||||
|
||||
/* Clear the interrupt mask again. The saved status value is still in s7. */
|
||||
mtc0 s7, _CP0_STATUS
|
||||
ehb
|
||||
/* This mtc0 re-enables interrupts, but only above
|
||||
configMAX_SYSCALL_INTERRUPT_PRIORITY. */
|
||||
mtc0 s6, _CP0_STATUS
|
||||
ehb
|
||||
|
||||
/* Restore the stack pointer from the TCB. */
|
||||
la s0, pxCurrentTCB
|
||||
lw s0, (s0)
|
||||
lw s5, (s0)
|
||||
/* Clear the software interrupt in the core. */
|
||||
mfc0 s6, _CP0_CAUSE
|
||||
ins s6, zero, 8, 1
|
||||
mtc0 s6, _CP0_CAUSE
|
||||
ehb
|
||||
|
||||
/* Restore the rest of the context. */
|
||||
lw s0, 128(s5)
|
||||
mthi s0, $ac1
|
||||
lw s0, 124(s5)
|
||||
mtlo s0, $ac1
|
||||
/* Clear the interrupt in the interrupt controller. */
|
||||
la s6, IFS0CLR
|
||||
addiu s4, zero, 2
|
||||
sw s4, (s6)
|
||||
|
||||
lw s0, 136(s5)
|
||||
mthi s0, $ac2
|
||||
lw s0, 132(s5)
|
||||
mtlo s0, $ac2
|
||||
jal vTaskSwitchContext
|
||||
nop
|
||||
|
||||
lw s0, 144(s5)
|
||||
mthi s0, $ac3
|
||||
lw s0, 140(s5)
|
||||
mtlo s0, $ac3
|
||||
/* Clear the interrupt mask again. The saved status value is still in s7. */
|
||||
mtc0 s7, _CP0_STATUS
|
||||
ehb
|
||||
|
||||
lw s0, 148(s5)
|
||||
wrdsp s0
|
||||
/* Restore the stack pointer from the TCB. */
|
||||
la s0, pxCurrentTCB
|
||||
lw s0, (s0)
|
||||
lw s5, (s0)
|
||||
|
||||
lw s0, 8(s5)
|
||||
mtlo s0, $ac0
|
||||
lw s0, 12(s5)
|
||||
mthi s0, $ac0
|
||||
/* Test if the FPU context needs restoring. */
|
||||
lw s0, portTASK_HAS_FPU_STACK_LOCATION(s5)
|
||||
beq s0, zero, 1f
|
||||
nop
|
||||
|
||||
lw $1, 16(s5)
|
||||
lw s0, 20(s5)
|
||||
lw s1, 24(s5)
|
||||
lw s2, 28(s5)
|
||||
lw s3, 32(s5)
|
||||
lw s4, 36(s5)
|
||||
/* Restore the FPU status register. */
|
||||
lw s0, ( portCONTEXT_SIZE + portFPCSR_STACK_LOCATION )(s5)
|
||||
ctc1 s0, $f31
|
||||
|
||||
/* s5 is loaded later. */
|
||||
lw s6, 44(s5)
|
||||
lw s7, 48(s5)
|
||||
lw v0, 52(s5)
|
||||
lw v1, 56(s5)
|
||||
lw a0, 60(s5)
|
||||
lw a1, 64(s5)
|
||||
lw a2, 68(s5)
|
||||
lw a3, 72(s5)
|
||||
lw t0, 76(s5)
|
||||
lw t1, 80(s5)
|
||||
lw t2, 84(s5)
|
||||
lw t3, 88(s5)
|
||||
lw t4, 92(s5)
|
||||
lw t5, 96(s5)
|
||||
lw t6, 100(s5)
|
||||
lw t7, 104(s5)
|
||||
lw t8, 108(s5)
|
||||
lw t9, 112(s5)
|
||||
lw s8, 116(s5)
|
||||
lw ra, 120(s5)
|
||||
/* Restore the FPU registers. */
|
||||
portLOAD_FPU_REGS ( portCONTEXT_SIZE + 8 ), s5
|
||||
|
||||
/* Protect access to the k registers, and others. */
|
||||
di
|
||||
ehb
|
||||
1:
|
||||
/* Restore the rest of the context. */
|
||||
lw s0, 128(s5)
|
||||
mthi s0, $ac1
|
||||
lw s0, 124(s5)
|
||||
mtlo s0, $ac1
|
||||
|
||||
/* Set nesting back to zero. As the lowest priority interrupt this
|
||||
interrupt cannot have nested. */
|
||||
la k0, uxInterruptNesting
|
||||
sw zero, 0(k0)
|
||||
lw s0, 136(s5)
|
||||
mthi s0, $ac2
|
||||
lw s0, 132(s5)
|
||||
mtlo s0, $ac2
|
||||
|
||||
/* Switch back to use the real stack pointer. */
|
||||
add sp, zero, s5
|
||||
lw s0, 144(s5)
|
||||
mthi s0, $ac3
|
||||
lw s0, 140(s5)
|
||||
mtlo s0, $ac3
|
||||
|
||||
/* Restore the real s5 value. */
|
||||
lw s5, 40(sp)
|
||||
lw s0, 148(s5)
|
||||
wrdsp s0
|
||||
|
||||
/* Pop the status and epc values. */
|
||||
lw k1, portSTATUS_STACK_LOCATION(sp)
|
||||
lw k0, portEPC_STACK_LOCATION(sp)
|
||||
lw s0, 8(s5)
|
||||
mtlo s0, $ac0
|
||||
lw s0, 12(s5)
|
||||
mthi s0, $ac0
|
||||
|
||||
/* Remove stack frame. */
|
||||
addiu sp, sp, portCONTEXT_SIZE
|
||||
lw $1, 16(s5)
|
||||
lw s0, 20(s5)
|
||||
lw s1, 24(s5)
|
||||
lw s2, 28(s5)
|
||||
lw s3, 32(s5)
|
||||
lw s4, 36(s5)
|
||||
|
||||
mtc0 k1, _CP0_STATUS
|
||||
mtc0 k0, _CP0_EPC
|
||||
/* s5 is loaded later. */
|
||||
lw s6, 44(s5)
|
||||
lw s7, 48(s5)
|
||||
lw v0, 52(s5)
|
||||
lw v1, 56(s5)
|
||||
lw a0, 60(s5)
|
||||
lw a1, 64(s5)
|
||||
lw a2, 68(s5)
|
||||
lw a3, 72(s5)
|
||||
lw t0, 76(s5)
|
||||
lw t1, 80(s5)
|
||||
lw t2, 84(s5)
|
||||
lw t3, 88(s5)
|
||||
lw t4, 92(s5)
|
||||
lw t5, 96(s5)
|
||||
lw t6, 100(s5)
|
||||
lw t7, 104(s5)
|
||||
lw t8, 108(s5)
|
||||
lw t9, 112(s5)
|
||||
lw s8, 116(s5)
|
||||
lw ra, 120(s5)
|
||||
|
||||
/* Protect access to the k registers, and others. */
|
||||
di
|
||||
ehb
|
||||
|
||||
/* Set nesting back to zero. As the lowest priority interrupt this
|
||||
interrupt cannot have nested. */
|
||||
la k0, uxInterruptNesting
|
||||
sw zero, 0(k0)
|
||||
|
||||
/* Switch back to use the real stack pointer. */
|
||||
add sp, zero, s5
|
||||
|
||||
/* Restore the real s5 value. */
|
||||
lw s5, 40(sp)
|
||||
|
||||
/* Pop the FPU context value from the stack */
|
||||
lw k0, portTASK_HAS_FPU_STACK_LOCATION(sp)
|
||||
la k1, ulTaskHasFPUContext
|
||||
sw k0, 0(k1)
|
||||
beq k0, zero, 1f
|
||||
nop
|
||||
|
||||
/* task has FPU context so adjust the stack frame after popping the
|
||||
status and epc values. */
|
||||
lw k1, portSTATUS_STACK_LOCATION(sp)
|
||||
lw k0, portEPC_STACK_LOCATION(sp)
|
||||
addiu sp, sp, portFPU_CONTEXT_SIZE
|
||||
beq zero, zero, 2f
|
||||
nop
|
||||
|
||||
1:
|
||||
/* Pop the status and epc values. */
|
||||
lw k1, portSTATUS_STACK_LOCATION(sp)
|
||||
lw k0, portEPC_STACK_LOCATION(sp)
|
||||
|
||||
2:
|
||||
/* Remove stack frame. */
|
||||
addiu sp, sp, portCONTEXT_SIZE
|
||||
|
||||
#else
|
||||
/* Code sequence for no FPU support, the context save requires advance
|
||||
knowledge of the stack frame size when no FPU is being used */
|
||||
|
||||
/* Make room for the context. First save the current status so it can be
|
||||
manipulated, and the cause and EPC registers so thier original values are
|
||||
captured. */
|
||||
addiu sp, sp, -portCONTEXT_SIZE
|
||||
mfc0 k1, _CP0_STATUS
|
||||
|
||||
/* Also save s6 and s5 so they can be used. Any nesting interrupts should
|
||||
maintain the values of these registers across the ISR. */
|
||||
sw s6, 44(sp)
|
||||
sw s5, 40(sp)
|
||||
sw k1, portSTATUS_STACK_LOCATION(sp)
|
||||
|
||||
/* Prepare to re-enabled interrupts above the kernel priority. */
|
||||
ins k1, zero, 10, 7 /* Clear IPL bits 0:6. */
|
||||
ins k1, zero, 18, 1 /* Clear IPL bit 7. It would be an error here if this bit were set anyway. */
|
||||
ori k1, k1, ( configMAX_SYSCALL_INTERRUPT_PRIORITY << 10 )
|
||||
ins k1, zero, 1, 4 /* Clear EXL, ERL and UM. */
|
||||
|
||||
/* s5 is used as the frame pointer. */
|
||||
add s5, zero, sp
|
||||
|
||||
/* Swap to the system stack. This is not conditional on the nesting
|
||||
count as this interrupt is always the lowest priority and therefore
|
||||
the nesting is always 0. */
|
||||
la sp, xISRStackTop
|
||||
lw sp, (sp)
|
||||
|
||||
/* Set the nesting count. */
|
||||
la k0, uxInterruptNesting
|
||||
addiu s6, zero, 1
|
||||
sw s6, 0(k0)
|
||||
|
||||
/* s6 holds the EPC value, this is saved with the rest of the context
|
||||
after interrupts are enabled. */
|
||||
mfc0 s6, _CP0_EPC
|
||||
|
||||
/* Re-enable interrupts above configMAX_SYSCALL_INTERRUPT_PRIORITY. */
|
||||
mtc0 k1, _CP0_STATUS
|
||||
|
||||
/* Save the context into the space just created. s6 is saved again
|
||||
here as it now contains the EPC value. */
|
||||
sw ra, 120(s5)
|
||||
sw s8, 116(s5)
|
||||
sw t9, 112(s5)
|
||||
sw t8, 108(s5)
|
||||
sw t7, 104(s5)
|
||||
sw t6, 100(s5)
|
||||
sw t5, 96(s5)
|
||||
sw t4, 92(s5)
|
||||
sw t3, 88(s5)
|
||||
sw t2, 84(s5)
|
||||
sw t1, 80(s5)
|
||||
sw t0, 76(s5)
|
||||
sw a3, 72(s5)
|
||||
sw a2, 68(s5)
|
||||
sw a1, 64(s5)
|
||||
sw a0, 60(s5)
|
||||
sw v1, 56(s5)
|
||||
sw v0, 52(s5)
|
||||
sw s7, 48(s5)
|
||||
sw s6, portEPC_STACK_LOCATION(s5)
|
||||
/* s5 and s6 has already been saved. */
|
||||
sw s4, 36(s5)
|
||||
sw s3, 32(s5)
|
||||
sw s2, 28(s5)
|
||||
sw s1, 24(s5)
|
||||
sw s0, 20(s5)
|
||||
sw $1, 16(s5)
|
||||
|
||||
/* s7 is used as a scratch register as this should always be saved across
|
||||
nesting interrupts. */
|
||||
|
||||
/* Save the AC0, AC1, AC2 and AC3. */
|
||||
mfhi s7, $ac1
|
||||
sw s7, 128(s5)
|
||||
mflo s7, $ac1
|
||||
sw s7, 124(s5)
|
||||
|
||||
mfhi s7, $ac2
|
||||
sw s7, 136(s5)
|
||||
mflo s7, $ac2
|
||||
sw s7, 132(s5)
|
||||
|
||||
mfhi s7, $ac3
|
||||
sw s7, 144(s5)
|
||||
mflo s7, $ac3
|
||||
sw s7, 140(s5)
|
||||
|
||||
rddsp s7
|
||||
sw s7, 148(s5)
|
||||
|
||||
mfhi s7, $ac0
|
||||
sw s7, 12(s5)
|
||||
mflo s7, $ac0
|
||||
sw s7, 8(s5)
|
||||
|
||||
/* Save the stack pointer to the task. */
|
||||
la s7, pxCurrentTCB
|
||||
lw s7, (s7)
|
||||
sw s5, (s7)
|
||||
|
||||
/* Set the interrupt mask to the max priority that can use the API. The
|
||||
yield handler will only be called at configKERNEL_INTERRUPT_PRIORITY which
|
||||
is below configMAX_SYSCALL_INTERRUPT_PRIORITY - so this can only ever
|
||||
raise the IPL value and never lower it. */
|
||||
di
|
||||
ehb
|
||||
mfc0 s7, _CP0_STATUS
|
||||
ins s7, zero, 10, 7
|
||||
ins s7, zero, 18, 1
|
||||
ori s6, s7, ( configMAX_SYSCALL_INTERRUPT_PRIORITY << 10 ) | 1
|
||||
|
||||
/* This mtc0 re-enables interrupts, but only above
|
||||
configMAX_SYSCALL_INTERRUPT_PRIORITY. */
|
||||
mtc0 s6, _CP0_STATUS
|
||||
ehb
|
||||
|
||||
/* Clear the software interrupt in the core. */
|
||||
mfc0 s6, _CP0_CAUSE
|
||||
ins s6, zero, 8, 1
|
||||
mtc0 s6, _CP0_CAUSE
|
||||
ehb
|
||||
|
||||
/* Clear the interrupt in the interrupt controller. */
|
||||
la s6, IFS0CLR
|
||||
addiu s4, zero, 2
|
||||
sw s4, (s6)
|
||||
|
||||
jal vTaskSwitchContext
|
||||
nop
|
||||
|
||||
/* Clear the interrupt mask again. The saved status value is still in s7. */
|
||||
mtc0 s7, _CP0_STATUS
|
||||
ehb
|
||||
|
||||
/* Restore the stack pointer from the TCB. */
|
||||
la s0, pxCurrentTCB
|
||||
lw s0, (s0)
|
||||
lw s5, (s0)
|
||||
|
||||
/* Restore the rest of the context. */
|
||||
lw s0, 128(s5)
|
||||
mthi s0, $ac1
|
||||
lw s0, 124(s5)
|
||||
mtlo s0, $ac1
|
||||
|
||||
lw s0, 136(s5)
|
||||
mthi s0, $ac2
|
||||
lw s0, 132(s5)
|
||||
mtlo s0, $ac2
|
||||
|
||||
lw s0, 144(s5)
|
||||
mthi s0, $ac3
|
||||
lw s0, 140(s5)
|
||||
mtlo s0, $ac3
|
||||
|
||||
lw s0, 148(s5)
|
||||
wrdsp s0
|
||||
|
||||
lw s0, 8(s5)
|
||||
mtlo s0, $ac0
|
||||
lw s0, 12(s5)
|
||||
mthi s0, $ac0
|
||||
|
||||
lw $1, 16(s5)
|
||||
lw s0, 20(s5)
|
||||
lw s1, 24(s5)
|
||||
lw s2, 28(s5)
|
||||
lw s3, 32(s5)
|
||||
lw s4, 36(s5)
|
||||
|
||||
/* s5 is loaded later. */
|
||||
lw s6, 44(s5)
|
||||
lw s7, 48(s5)
|
||||
lw v0, 52(s5)
|
||||
lw v1, 56(s5)
|
||||
lw a0, 60(s5)
|
||||
lw a1, 64(s5)
|
||||
lw a2, 68(s5)
|
||||
lw a3, 72(s5)
|
||||
lw t0, 76(s5)
|
||||
lw t1, 80(s5)
|
||||
lw t2, 84(s5)
|
||||
lw t3, 88(s5)
|
||||
lw t4, 92(s5)
|
||||
lw t5, 96(s5)
|
||||
lw t6, 100(s5)
|
||||
lw t7, 104(s5)
|
||||
lw t8, 108(s5)
|
||||
lw t9, 112(s5)
|
||||
lw s8, 116(s5)
|
||||
lw ra, 120(s5)
|
||||
|
||||
/* Protect access to the k registers, and others. */
|
||||
di
|
||||
ehb
|
||||
|
||||
/* Set nesting back to zero. As the lowest priority interrupt this
|
||||
interrupt cannot have nested. */
|
||||
la k0, uxInterruptNesting
|
||||
sw zero, 0(k0)
|
||||
|
||||
/* Switch back to use the real stack pointer. */
|
||||
add sp, zero, s5
|
||||
|
||||
/* Restore the real s5 value. */
|
||||
lw s5, 40(sp)
|
||||
|
||||
/* Pop the status and epc values. */
|
||||
lw k1, portSTATUS_STACK_LOCATION(sp)
|
||||
lw k0, portEPC_STACK_LOCATION(sp)
|
||||
|
||||
/* Remove stack frame. */
|
||||
addiu sp, sp, portCONTEXT_SIZE
|
||||
|
||||
#endif /* ( __mips_hard_float == 1 ) && ( configUSE_TASK_FPU_SUPPORT == 1 ) */
|
||||
|
||||
/* Restore the status and EPC registers and return */
|
||||
mtc0 k1, _CP0_STATUS
|
||||
mtc0 k0, _CP0_EPC
|
||||
ehb
|
||||
eret
|
||||
nop
|
||||
|
||||
.end vPortYieldISR
|
||||
.end vPortYieldISR
|
||||
|
||||
/******************************************************************/
|
||||
|
||||
#if ( __mips_hard_float == 1 ) && ( configUSE_TASK_FPU_SUPPORT == 1 )
|
||||
|
||||
.macro portFPUSetAndInc reg, dest
|
||||
mtc1 \reg, \dest
|
||||
cvt.d.w \dest, \dest
|
||||
addiu \reg, \reg, 1
|
||||
.endm
|
||||
|
||||
.set noreorder
|
||||
.set noat
|
||||
.section .text, code
|
||||
.ent vPortInitialiseFPSCR
|
||||
|
||||
vPortInitialiseFPSCR:
|
||||
|
||||
/* Initialize the floating point status register in CP1. The initial
|
||||
value is passed in a0. */
|
||||
ctc1 a0, $f31
|
||||
|
||||
/* Clear the FPU registers */
|
||||
addiu a0, zero, 0x0000
|
||||
portFPUSetAndInc a0, $f0
|
||||
portFPUSetAndInc a0, $f1
|
||||
portFPUSetAndInc a0, $f2
|
||||
portFPUSetAndInc a0, $f3
|
||||
portFPUSetAndInc a0, $f4
|
||||
portFPUSetAndInc a0, $f5
|
||||
portFPUSetAndInc a0, $f6
|
||||
portFPUSetAndInc a0, $f7
|
||||
portFPUSetAndInc a0, $f8
|
||||
portFPUSetAndInc a0, $f9
|
||||
portFPUSetAndInc a0, $f10
|
||||
portFPUSetAndInc a0, $f11
|
||||
portFPUSetAndInc a0, $f12
|
||||
portFPUSetAndInc a0, $f13
|
||||
portFPUSetAndInc a0, $f14
|
||||
portFPUSetAndInc a0, $f15
|
||||
portFPUSetAndInc a0, $f16
|
||||
portFPUSetAndInc a0, $f17
|
||||
portFPUSetAndInc a0, $f18
|
||||
portFPUSetAndInc a0, $f19
|
||||
portFPUSetAndInc a0, $f20
|
||||
portFPUSetAndInc a0, $f21
|
||||
portFPUSetAndInc a0, $f22
|
||||
portFPUSetAndInc a0, $f23
|
||||
portFPUSetAndInc a0, $f24
|
||||
portFPUSetAndInc a0, $f25
|
||||
portFPUSetAndInc a0, $f26
|
||||
portFPUSetAndInc a0, $f27
|
||||
portFPUSetAndInc a0, $f28
|
||||
portFPUSetAndInc a0, $f29
|
||||
portFPUSetAndInc a0, $f30
|
||||
portFPUSetAndInc a0, $f31
|
||||
|
||||
jr ra
|
||||
nop
|
||||
|
||||
.end vPortInitialiseFPSCR
|
||||
|
||||
#endif /* ( __mips_hard_float == 1 ) && ( configUSE_TASK_FPU_SUPPORT == 1 ) */
|
||||
|
||||
#if ( __mips_hard_float == 1 ) && ( configUSE_TASK_FPU_SUPPORT == 1 )
|
||||
|
||||
/**********************************************************************/
|
||||
/* Test read back */
|
||||
/* a0 = address to store registers */
|
||||
|
||||
.set noreorder
|
||||
.set noat
|
||||
.section .text, code
|
||||
.ent vPortFPUReadback
|
||||
.global vPortFPUReadback
|
||||
|
||||
vPortFPUReadback:
|
||||
sdc1 $f0, 0(a0)
|
||||
sdc1 $f1, 8(a0)
|
||||
sdc1 $f2, 16(a0)
|
||||
sdc1 $f3, 24(a0)
|
||||
sdc1 $f4, 32(a0)
|
||||
sdc1 $f5, 40(a0)
|
||||
sdc1 $f6, 48(a0)
|
||||
sdc1 $f7, 56(a0)
|
||||
sdc1 $f8, 64(a0)
|
||||
sdc1 $f9, 72(a0)
|
||||
sdc1 $f10, 80(a0)
|
||||
sdc1 $f11, 88(a0)
|
||||
sdc1 $f12, 96(a0)
|
||||
sdc1 $f13, 104(a0)
|
||||
sdc1 $f14, 112(a0)
|
||||
sdc1 $f15, 120(a0)
|
||||
sdc1 $f16, 128(a0)
|
||||
sdc1 $f17, 136(a0)
|
||||
sdc1 $f18, 144(a0)
|
||||
sdc1 $f19, 152(a0)
|
||||
sdc1 $f20, 160(a0)
|
||||
sdc1 $f21, 168(a0)
|
||||
sdc1 $f22, 176(a0)
|
||||
sdc1 $f23, 184(a0)
|
||||
sdc1 $f24, 192(a0)
|
||||
sdc1 $f25, 200(a0)
|
||||
sdc1 $f26, 208(a0)
|
||||
sdc1 $f27, 216(a0)
|
||||
sdc1 $f28, 224(a0)
|
||||
sdc1 $f29, 232(a0)
|
||||
sdc1 $f30, 240(a0)
|
||||
sdc1 $f31, 248(a0)
|
||||
|
||||
jr ra
|
||||
nop
|
||||
|
||||
.end vPortFPUReadback
|
||||
|
||||
#endif /* ( __mips_hard_float == 1 ) && ( configUSE_TASK_FPU_SUPPORT == 1 ) */
|
||||
|
||||
|
||||
|
||||
|
||||
|
|
|
|||
|
|
@ -183,6 +183,15 @@ extern void vPortClearInterruptMaskFromISR( UBaseType_t );
|
|||
#define portSET_INTERRUPT_MASK_FROM_ISR() uxPortSetInterruptMaskFromISR()
|
||||
#define portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedStatusRegister ) vPortClearInterruptMaskFromISR( uxSavedStatusRegister )
|
||||
|
||||
#if ( __mips_hard_float == 0 ) && ( configUSE_TASK_FPU_SUPPORT == 1 )
|
||||
#error configUSE_TASK_FPU_SUPPORT can only be set to 1 when the part supports a hardware FPU module.
|
||||
#endif
|
||||
|
||||
#if ( __mips_hard_float == 1 ) && ( configUSE_TASK_FPU_SUPPORT == 1 )
|
||||
void vPortTaskUsesFPU( void );
|
||||
#define portTASK_USES_FLOATING_POINT() vPortTaskUsesFPU()
|
||||
#endif
|
||||
|
||||
#ifndef configUSE_PORT_OPTIMISED_TASK_SELECTION
|
||||
#define configUSE_PORT_OPTIMISED_TASK_SELECTION 1
|
||||
#endif
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue