len0rd/FreeRTOS-Kernel
1
0
Fork 0
mirror of https://github.com/FreeRTOS/FreeRTOS-Kernel.git synced 2025-05-24 22:19:04 -04:00
Code Issues Packages Projects Releases Wiki Activity

FreeRTOS source updates:

Browse source 
+ Add the pre-existing 64-bit Cortex-A53 port layer into the head revision of the main repository.

Demo application updates:
+ Update Zynq demo to use SDK version 2015.4
+ Add task static allocation standard demo to Zynq demo.
+ Make the XScuGic object accessible outside of the vConfigureTickInterrupt(), again in the Zynq demo.
This commit is contained in:
Richard Barry 2015-12-21 08:25:41 +00:00
parent ea95020ffd
commit 51560d9a96
167 changed files with 1756 additions and 47 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo/src/FreeRTOSConfig.h
View file

@ -133,6 +133,7 @@
#define configUSE_APPLICATION_TASK_TAG 0
#define configUSE_COUNTING_SEMAPHORES 1
#define configUSE_QUEUE_SETS 1
#define configSUPPORT_STATIC_ALLOCATION 1
/* Co-routine definitions. */
#define configUSE_CO_ROUTINES 0

2
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo/src/FreeRTOS_tick_config.c
View file

@ -78,6 +78,7 @@
#define XSCUTIMER_CLOCK_HZ ( XPAR_CPU_CORTEXA9_0_CPU_CLK_FREQ_HZ / 2UL )
static XScuTimer xTimer;
XScuGic xInterruptController; /* Interrupt controller instance */
/*
* The application must provide a function that configures a peripheral to
@ -87,7 +88,6 @@ static XScuTimer xTimer;
*/
void vConfigureTickInterrupt( void )
{
static XScuGic xInterruptController; /* Interrupt controller instance */
BaseType_t xStatus;
extern void FreeRTOS_Tick_Handler( void );
XScuTimer_Config *pxTimerConfig;

12
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo/src/Full_Demo/main_full.c
View file

@ -150,6 +150,7 @@
#include "EventGroupsDemo.h"
#include "TaskNotify.h"
#include "IntSemTest.h"
#include "StaticAllocation.h"
/* Priorities for the demo application tasks. */
#define mainSEM_TEST_PRIORITY ( tskIDLE_PRIORITY + 1UL )
@ -258,7 +259,7 @@ void main_full( void )
vStartEventGroupTasks();
vStartTaskNotifyTask();
vStartInterruptSemaphoreTasks();
vStartStaticallyAllocatedTasks();
/* Start the tasks that implements the command console on the UART, as
described above. */
@ -400,17 +401,22 @@ unsigned long ulErrorFound = pdFALSE;
ulErrorFound |= 1UL << 14UL;
}
if( xAreStaticAllocationTasksStillRunning() != pdPASS )
{
ulErrorFound |= 1UL << 15UL;
}
/* Check that the register test 1 task is still running. */
if( ulLastRegTest1Value == ulRegTest1LoopCounter )
{
ulErrorFound |= 1UL << 15UL;
ulErrorFound |= 1UL << 16UL;
}
ulLastRegTest1Value = ulRegTest1LoopCounter;
/* Check that the register test 2 task is still running. */
if( ulLastRegTest2Value == ulRegTest2LoopCounter )
{
ulErrorFound |= 1UL << 16UL;
ulErrorFound |= 1UL << 17UL;
}
ulLastRegTest2Value = ulRegTest2LoopCounter;

26
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo/src/main.c
View file

@ -403,6 +403,30 @@ const uint32_t ulMaxDivisor = 0xff, ulDivisorShift = 0x08;
XScuWdt_SetTimerMode( &xWatchDogInstance );
XScuWdt_Start( &xWatchDogInstance );
}
/*-----------------------------------------------------------*/
void vApplicationGetIdleTaskMemory( DummyTCB_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint16_t *pusIdleTaskStackSize )
{
/* configUSE_STATIC_ALLOCATION is set to 1, so the application has the
opportunity to supply the buffers that will be used by the Idle task as its
stack and to hold its TCB. If these are set to NULL then the buffers will
be allocated dynamically, just as if xTaskCreate() had been called. */
*ppxIdleTaskTCBBuffer = NULL;
*ppxIdleTaskStackBuffer = NULL;
*pusIdleTaskStackSize = configMINIMAL_STACK_SIZE; /* In words. NOT in bytes! */
}
/*-----------------------------------------------------------*/
void vApplicationGetTimerTaskMemory( DummyTCB_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint16_t *pusTimerTaskStackSize )
{
/* configUSE_STATIC_ALLOCATION is set to 1, so the application has the
opportunity to supply the buffers that will be used by the Timer/RTOS daemon
task as its stack and to hold its TCB. If these are set to NULL then the
buffers will be allocated dynamically, just as if xTaskCreate() had been
called. */
*ppxTimerTaskTCBBuffer = NULL;
*ppxTimerTaskStackBuffer = NULL;
*pusTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH; /* In words. NOT in bytes! */
}

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/bspconfig.h
View file

@ -22,8 +22,8 @@
*
*THE SOFTWARE IS PROVIDED AS IS, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
*IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
*XILINX CONSORTIUM BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
*XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
*OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xadcps.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xadcps.h
* @addtogroup xadcps_v2_0
* @{
* @details
*
* The XAdcPs driver supports the Xilinx XADC/ADC device.
*
@ -557,3 +560,4 @@ void XAdcPs_IntrClear(XAdcPs *InstancePtr, u32 Mask);
#endif
#endif /* End of protection macro. */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xadcps_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xadcps_hw.h
* @addtogroup xadcps_v2_0
* @{
*
* This header file contains identifiers and basic driver functions (or
* macros) that can be used to access the XADC device through the Device
@ -497,3 +499,4 @@ extern "C" {
#endif
#endif /* End of protection macro. */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xcanps.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xcanps.h
* @addtogroup canps_v2_0
* @{
* @details
*
* The Xilinx CAN driver component. This component supports the Xilinx
* CAN Controller.
@ -559,3 +562,4 @@ XCanPs_Config *XCanPs_LookupConfig(u16 DeviceId);
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xcanps_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xcanps_hw.h
* @addtogroup canps_v2_0
* @{
*
* This header file contains the identifiers and basic driver functions (or
* macros) that can be used to access the device. Other driver functions
@ -364,3 +366,4 @@ void XCanPs_ResetHw(u32 BaseAddr);
#endif /* end of protection macro */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xcpu_cortexa9.h
View file

@ -33,7 +33,11 @@
/**
*
* @file xcpu_cortexa9.h
* @addtogroup cpu_cortexa9_v2_0
* @{
* @details
*
* dummy file
*
******************************************************************************/
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xdevcfg.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xdevcfg.h
* @addtogroup devcfg_v3_1
* @{
* @details
*
* The is the main header file for the Device Configuration Interface of the Zynq
* device. The device configuration interface has three main functionality.
@ -378,3 +381,4 @@ void XDcfg_SetHandler(XDcfg *InstancePtr, void *CallBackFunc,
#endif
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xdevcfg_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xdevcfg_hw.h
* @addtogroup devcfg_v3_1
* @{
*
* This file contains the hardware interface to the Device Config Interface.
*
@ -390,3 +392,4 @@ void XDcfg_ResetHw(u32 BaseAddr);
#endif
#endif /* end of protection macro */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xdmaps.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xdmaps.h
* @addtogroup dmaps_v2_0
* @{
* @details
*
*
* <pre>
@ -314,3 +317,4 @@ int XDmaPs_SelfTest(XDmaPs *InstPtr);
#endif
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xdmaps_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xdmaps_hw.h
* @addtogroup dmaps_v2_0
* @{
*
* This header file contains the hardware interface of an XDmaPs device.
*
@ -288,3 +290,4 @@ void XDmaPs_ResetHw(u32 BaseAddr);
#endif
#endif /* end of protection macro */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xemacps.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xemacps.h
* @addtogroup emacps_v2_0
* @{
* @details
*
* The Xilinx Embedded Processor Block Ethernet driver.
*
@ -710,3 +713,4 @@ void XEmacPs_DMABLengthUpdate(XEmacPs *InstancePtr, int BLength);
#endif
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xemacps_bd.h
View file

@ -34,6 +34,8 @@
/**
*
* @file xemacps_bd.h
* @addtogroup emacps_v2_0
* @{
*
* This header provides operations to manage buffer descriptors in support
* of scatter-gather DMA.
@ -726,3 +728,4 @@ typedef u32 XEmacPs_Bd[XEMACPS_BD_NUM_WORDS];
#endif
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xemacps_bdring.h
View file

@ -34,6 +34,8 @@
/**
*
* @file xemacps_bdring.h
* @addtogroup emacps_v2_0
* @{
*
* The Xiline EmacPs Buffer Descriptor ring driver. This is part of EmacPs
* DMA functionalities.
@ -231,3 +233,4 @@ int XEmacPs_BdRingCheck(XEmacPs_BdRing * RingPtr, u8 Direction);
#endif /* end of protection macros */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xemacps_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xemacps_hw.h
* @addtogroup emacps_v2_0
* @{
*
* This header file contains identifiers and low-level driver functions (or
* macros) that can be used to access the PS Ethernet MAC (XEmacPs) device.
@ -594,3 +596,4 @@ void XEmacPs_ResetHw(u32 BaseAddr);
#endif
#endif /* end of protection macro */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xgpiops.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xgpiops.h
* @addtogroup gpiops_v2_1
* @{
* @details
*
* The Xilinx PS GPIO driver. This driver supports the Xilinx PS GPIO
* Controller.
@ -253,3 +256,4 @@ XGpioPs_Config *XGpioPs_LookupConfig(u16 DeviceId);
#endif
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xgpiops_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xgpiops_hw.h
* @addtogroup gpiops_v2_1
* @{
*
* This header file contains the identifiers and basic driver functions (or
* macros) that can be used to access the device. Other driver functions
@ -148,3 +150,4 @@ void XGpioPs_ResetHw(u32 BaseAddress);
#endif /* __cplusplus */
#endif /* XGPIOPS_HW_H */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xiicps.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xiicps.h
* @addtogroup iicps_v2_1
* @{
* @details
*
* This is an implementation of IIC driver in the PS block. The device can
* be either a master or a slave on the IIC bus. This implementation supports
@ -399,3 +402,4 @@ u32 XIicPs_GetSClk(XIicPs *InstancePtr);
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xiicps_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xiicps_hw.h
* @addtogroup iicps_v2_1
* @{
*
* This header file contains the hardware definition for an IIC device.
* It includes register definitions and interface functions to read/write
@ -377,3 +379,4 @@ void XIicPs_ResetHw(u32 BaseAddr);
#endif /* end of protection macro */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xqspips.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xqspips.h
* @addtogroup qspips_v3_0
* @{
* @details
*
* This file contains the implementation of the XQspiPs driver. It supports only
* master mode. User documentation for the driver functions is contained in this
@ -779,3 +782,4 @@ void XQspiPs_GetDelays(XQspiPs *InstancePtr, u8 *DelayNss, u8 *DelayBtwn,
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xqspips_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xqspips_hw.h
* @addtogroup qspips_v3_0
* @{
*
* This header file contains the identifiers and basic HW access driver
* functions (or macros) that can be used to access the device. Other driver
@ -370,3 +372,4 @@ void XQspiPs_LinearInit(u32 BaseAddress);
#endif
#endif /* end of protection macro */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xscugic.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xscugic.h
* @addtogroup scugic_v2_1
* @{
* @details
*
* The generic interrupt controller driver component.
*
@ -313,3 +316,4 @@ int XScuGic_SelfTest(XScuGic *InstancePtr);
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xscugic_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xscugic_hw.h
* @addtogroup scugic_v2_1
* @{
*
* This header file contains identifiers and HW access functions (or
* macros) that can be used to access the device. The user should refer to the
@ -630,3 +632,4 @@ void XScuGic_GetPriTrigTypeByDistAddr(u32 DistBaseAddress, u32 Int_Id,
#endif /* end of protection macro */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xscutimer.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xscutimer.h
* @addtogroup scutimer_v2_0
* @{
* @details
*
* The timer driver supports the Cortex A9 private timer.
*
@ -359,3 +362,4 @@ u8 XScuTimer_GetPrescaler(XScuTimer *InstancePtr);
#endif
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xscutimer_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xscutimer_hw.h
* @addtogroup scutimer_v2_0
* @{
*
* This file contains the hardware interface to the Timer.
*
@ -281,3 +283,4 @@ extern "C" {
#endif
#endif /* end of protection macro */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xscuwdt.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xscuwdt.h
* @addtogroup scuwdt_v2_0
* @{
* @details
*
* The Xilinx SCU watchdog timer driver (XScuWdt) supports the Xilinx SCU private
* watchdog timer hardware.
@ -378,3 +381,4 @@ int XScuWdt_SelfTest(XScuWdt *InstancePtr);
#endif
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xscuwdt_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xscuwdt_hw.h
* @addtogroup scuwdt_v2_0
* @{
*
* This file contains the hardware interface to the Xilinx SCU private Watch Dog
* Timer (XSCUWDT).
@ -176,3 +178,4 @@ extern "C" {
#endif
#endif /* end of protection macro */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xsdps.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xsdps.h
* @addtogroup sdps_v2_1
* @{
* @details
*
* This file contains the implementation of XSdPs driver.
* This driver is used initialize read from and write to the SD card.
@ -181,3 +184,4 @@ int XSdPs_Get_Mmc_ExtCsd(XSdPs *InstancePtr, u8 *ReadBuff);
#endif
#endif /* SD_H_ */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xsdps_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xsdps_hw.h
* @addtogroup sdps_v2_1
* @{
*
* This header file contains the identifiers and basic HW access driver
* functions (or macros) that can be used to access the device. Other driver
@ -603,3 +605,4 @@ extern "C" {
#endif
#endif /* SD_HW_H_ */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xttcps.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xttcps.h
* @addtogroup ttcps_v2_0
* @{
* @details
*
* This is the driver for one 16-bit timer counter in the Triple Timer Counter
* (TTC) module in the Ps block.
@ -405,3 +408,4 @@ int XTtcPs_SelfTest(XTtcPs *InstancePtr);
#endif
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xttcps_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xttcps_hw.h
* @addtogroup ttcps_v2_0
* @{
*
* This file defines the hardware interface to one of the three timer counters
* in the Ps block.
@ -206,3 +208,4 @@ extern "C" {
}
#endif
#endif /* end of protection macro */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xuartps.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xuartps.h
* @addtogroup uartps_v2_1
* @{
* @details
*
* This driver supports the following features:
*
@ -502,3 +505,4 @@ int XUartPs_SelfTest(XUartPs *InstancePtr);
#endif
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xuartps_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xuartps_hw.h
* @addtogroup uartps_v2_1
* @{
*
* This header file contains the hardware interface of an XUartPs device.
*
@ -421,3 +423,4 @@ void XUartPs_ResetHw(u32 BaseAddress);
#endif
#endif /* end of protection macro */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xusbps.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xusbps.h
* @addtogroup usbps_v2_1
* @{
* @details
*
* This file contains the implementation of the XUsbPs driver. It is the
* driver for an USB controller in DEVICE or HOST mode.
@ -1080,3 +1083,4 @@ XUsbPs_Config *XUsbPs_LookupConfig(u16 DeviceId);
#endif
#endif /* XUSBPS_H */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xusbps_endpoint.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xusbps_endpoint.h
* @addtogroup usbps_v2_1
* @{
*
* This is an internal file containung the definitions for endpoints. It is
* included by the xusbps_endpoint.c which is implementing the endpoint
@ -510,3 +512,4 @@ extern "C" {
#endif
#endif /* XUSBPS_ENDPOINT_H */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/include/xusbps_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xusbps_hw.h
* @addtogroup usbps_v2_1
* @{
*
* This header file contains identifiers and low-level driver functions (or
* macros) that can be used to access the device. High-level driver functions
@ -521,3 +523,4 @@ void XUsbPs_ResetHw(u32 BaseAddress);
#endif
#endif /* XUSBPS_L_H */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/canps_v2_0/src/xcanps.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xcanps.c
* @addtogroup canps_v2_0
* @{
*
* Functions in this file are the minimum required functions for the XCanPs
* driver. See xcanps.h for a detailed description of the driver.
@ -1153,3 +1155,4 @@ static void StubHandler(void)
Xil_AssertVoidAlways();
}
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/canps_v2_0/src/xcanps.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xcanps.h
* @addtogroup canps_v2_0
* @{
* @details
*
* The Xilinx CAN driver component. This component supports the Xilinx
* CAN Controller.
@ -559,3 +562,4 @@ XCanPs_Config *XCanPs_LookupConfig(u16 DeviceId);
#endif /* end of protection macro */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/canps_v2_0/src/xcanps_g.c
View file

@ -22,8 +22,8 @@
*
*THE SOFTWARE IS PROVIDED AS IS, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
*IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
*XILINX CONSORTIUM BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
*XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
*OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/canps_v2_0/src/xcanps_hw.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xcanps_hw.c
* @addtogroup canps_v2_0
* @{
*
* This file contains the implementation of the canps interface reset sequence
*
@ -87,3 +89,4 @@ void XCanPs_ResetHw(u32 BaseAddr)
XCanPs_WriteReg(BaseAddr, XCANPS_SRR_OFFSET, \
XCANPS_SRR_SRST_MASK);
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/canps_v2_0/src/xcanps_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xcanps_hw.h
* @addtogroup canps_v2_0
* @{
*
* This header file contains the identifiers and basic driver functions (or
* macros) that can be used to access the device. Other driver functions
@ -364,3 +366,4 @@ void XCanPs_ResetHw(u32 BaseAddr);
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/canps_v2_0/src/xcanps_intr.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xcanps_intr.c
* @addtogroup canps_v2_0
* @{
*
* This file contains functions related to CAN interrupt handling.
*
@ -401,3 +403,4 @@ int XCanPs_SetHandler(XCanPs *InstancePtr, u32 HandlerType,
return (XST_SUCCESS);
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/canps_v2_0/src/xcanps_selftest.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xcanps_selftest.c
* @addtogroup canps_v2_0
* @{
*
* This file contains a diagnostic self-test function for the XCanPs driver.
*
@ -205,3 +207,4 @@ int XCanPs_SelfTest(XCanPs *InstancePtr)
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/canps_v2_0/src/xcanps_sinit.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xcanps_sinit.c
* @addtogroup canps_v2_0
* @{
*
* This file contains the implementation of the XCanPs driver's static
* initialization functionality.
@ -97,3 +99,4 @@ XCanPs_Config *XCanPs_LookupConfig(u16 DeviceId)
return CfgPtr;
}
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_0/src/xcpu_cortexa9.h
View file

@ -33,7 +33,11 @@
/**
*
* @file xcpu_cortexa9.h
* @addtogroup cpu_cortexa9_v2_0
* @{
* @details
*
* dummy file
*
******************************************************************************/
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_1/src/xdevcfg.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xdevcfg.c
* @addtogroup devcfg_v3_1
* @{
*
* This file contains the implementation of the interface functions for XDcfg
* driver. Refer to the header file xdevcfg.h for more detailed information.
@ -930,3 +932,4 @@ u32 XDcfg_Transfer(XDcfg *InstancePtr,
return XST_SUCCESS;
}
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_1/src/xdevcfg.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xdevcfg.h
* @addtogroup devcfg_v3_1
* @{
* @details
*
* The is the main header file for the Device Configuration Interface of the Zynq
* device. The device configuration interface has three main functionality.
@ -378,3 +381,4 @@ void XDcfg_SetHandler(XDcfg *InstancePtr, void *CallBackFunc,
#endif
#endif /* end of protection macro */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_1/src/xdevcfg_g.c
View file

@ -22,8 +22,8 @@
*
*THE SOFTWARE IS PROVIDED AS IS, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
*IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
*XILINX CONSORTIUM BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
*XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
*OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_1/src/xdevcfg_hw.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xdevcfg_hw.c
* @addtogroup devcfg_v3_1
* @{
*
* This file contains the implementation of the interface reset functionality
* <pre>
@ -108,3 +110,4 @@ void XDcfg_ResetHw(u32 BaseAddr)
XDcfg_WriteReg(BaseAddr, XDCFG_CTRL_OFFSET, Regval);
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_1/src/xdevcfg_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xdevcfg_hw.h
* @addtogroup devcfg_v3_1
* @{
*
* This file contains the hardware interface to the Device Config Interface.
*
@ -390,3 +392,4 @@ void XDcfg_ResetHw(u32 BaseAddr);
#endif
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_1/src/xdevcfg_intr.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xdevcfg_intr.c
* @addtogroup devcfg_v3_1
* @{
*
* Contains the implementation of interrupt related functions of the XDcfg
* driver.
@ -305,3 +307,4 @@ void XDcfg_SetHandler(XDcfg *InstancePtr, void *CallBackFunc,
InstancePtr->StatusHandler = (XDcfg_IntrHandler) CallBackFunc;
InstancePtr->CallBackRef = CallBackRef;
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_1/src/xdevcfg_selftest.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xdevcfg_selftest.c
* @addtogroup devcfg_v3_1
* @{
*
* Contains diagnostic self-test functions for the XDcfg driver.
*
@ -109,3 +111,4 @@ int XDcfg_SelfTest(XDcfg *InstancePtr)
return Status;
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_1/src/xdevcfg_sinit.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xdevcfg_sinit.c
* @addtogroup devcfg_v3_1
* @{
*
* This file contains method for static initialization (compile-time) of the
* driver.
@ -88,3 +90,4 @@ XDcfg_Config *XDcfg_LookupConfig(u16 DeviceId)
return (CfgPtr);
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_0/src/xdmaps.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xdmaps.c
* @addtogroup dmaps_v2_0
* @{
*
* This file contains the implementation of the interface functions for XDmaPs
* driver. Refer to the header file xdmaps.h for more detailed information.
@ -1978,3 +1980,4 @@ static void XDmaPs_Print_DmaProgBuf(char *Buf, int Length)
}
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_0/src/xdmaps.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xdmaps.h
* @addtogroup dmaps_v2_0
* @{
* @details
*
*
* <pre>
@ -314,3 +317,4 @@ int XDmaPs_SelfTest(XDmaPs *InstPtr);
#endif
#endif /* end of protection macro */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_0/src/xdmaps_g.c
View file

@ -22,8 +22,8 @@
*
*THE SOFTWARE IS PROVIDED AS IS, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
*IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
*XILINX CONSORTIUM BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
*XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
*OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_0/src/xdmaps_hw.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xdmaps_hw.c
* @addtogroup dmaps_v2_0
* @{
*
* This file contains the implementation of the interface reset functionality
* for XDmaPs driver.
@ -111,3 +113,4 @@ void XDmaPs_ResetHw(u32 BaseAddress)
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_0/src/xdmaps_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xdmaps_hw.h
* @addtogroup dmaps_v2_0
* @{
*
* This header file contains the hardware interface of an XDmaPs device.
*
@ -288,3 +290,4 @@ void XDmaPs_ResetHw(u32 BaseAddr);
#endif
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_0/src/xdmaps_selftest.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xdmaps_selftest.c
* @addtogroup dmaps_v2_0
* @{
*
* This file contains the self-test functions for the XDmaPs driver.
*
@ -105,3 +107,4 @@ int XDmaPs_SelfTest(XDmaPs *InstPtr)
}
return XST_SUCCESS;
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_0/src/xdmaps_sinit.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xdmaps_sinit.c
* @addtogroup dmaps_v2_0
* @{
*
* The implementation of the XDmaPs driver's static initialzation
* functionality.
@ -99,3 +101,4 @@ XDmaPs_Config *XDmaPs_LookupConfig(u16 DeviceId)
return CfgPtr;
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/emacps_v2_0/src/xemacps.c
View file

@ -34,6 +34,8 @@
/**
*
* @file xemacps.c
* @addtogroup emacps_v2_0
* @{
*
* The XEmacPs driver. Functions in this file are the minimum required functions
* for this driver. See xemacps.h for a detailed description of the driver.
@ -390,3 +392,4 @@ void XEmacPs_StubHandler(void)
{
Xil_AssertVoidAlways();
}
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/emacps_v2_0/src/xemacps.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xemacps.h
* @addtogroup emacps_v2_0
* @{
* @details
*
* The Xilinx Embedded Processor Block Ethernet driver.
*
@ -710,3 +713,4 @@ void XEmacPs_DMABLengthUpdate(XEmacPs *InstancePtr, int BLength);
#endif
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/emacps_v2_0/src/xemacps_bd.h
View file

@ -34,6 +34,8 @@
/**
*
* @file xemacps_bd.h
* @addtogroup emacps_v2_0
* @{
*
* This header provides operations to manage buffer descriptors in support
* of scatter-gather DMA.
@ -726,3 +728,4 @@ typedef u32 XEmacPs_Bd[XEMACPS_BD_NUM_WORDS];
#endif
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/emacps_v2_0/src/xemacps_bdring.c
View file

@ -34,6 +34,8 @@
/**
*
* @file xemacps_bdring.c
* @addtogroup emacps_v2_0
* @{
*
* This file implements buffer descriptor ring related functions.
*
@ -999,3 +1001,4 @@ int XEmacPs_BdRingCheck(XEmacPs_BdRing * RingPtr, u8 Direction)
/* No problems found */
return (XST_SUCCESS);
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/emacps_v2_0/src/xemacps_bdring.h
View file

@ -34,6 +34,8 @@
/**
*
* @file xemacps_bdring.h
* @addtogroup emacps_v2_0
* @{
*
* The Xiline EmacPs Buffer Descriptor ring driver. This is part of EmacPs
* DMA functionalities.
@ -231,3 +233,4 @@ int XEmacPs_BdRingCheck(XEmacPs_BdRing * RingPtr, u8 Direction);
#endif /* end of protection macros */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/emacps_v2_0/src/xemacps_control.c
View file

@ -34,6 +34,8 @@
/**
*
* @file xemacps_control.c
* @addtogroup emacps_v2_0
* @{
*
* Functions in this file implement general purpose command and control related
* functionality. See xemacps.h for a detailed description of the driver.
@ -1073,3 +1075,4 @@ void XEmacPs_DMABLengthUpdate(XEmacPs *InstancePtr, int BLength)
XEmacPs_WriteReg(InstancePtr->Config.BaseAddress, XEMACPS_DMACR_OFFSET,
Reg);
}
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/emacps_v2_0/src/xemacps_g.c
View file

@ -22,8 +22,8 @@
*
*THE SOFTWARE IS PROVIDED AS IS, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
*IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
*XILINX CONSORTIUM BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
*XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
*OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/emacps_v2_0/src/xemacps_hw.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xemacps_hw.c
* @addtogroup emacps_v2_0
* @{
*
* This file contains the implementation of the ethernet interface reset sequence
*
@ -121,3 +123,4 @@ void XEmacPs_ResetHw(u32 BaseAddr)
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/emacps_v2_0/src/xemacps_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xemacps_hw.h
* @addtogroup emacps_v2_0
* @{
*
* This header file contains identifiers and low-level driver functions (or
* macros) that can be used to access the PS Ethernet MAC (XEmacPs) device.
@ -594,3 +596,4 @@ void XEmacPs_ResetHw(u32 BaseAddr);
#endif
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/emacps_v2_0/src/xemacps_intr.c
View file

@ -34,6 +34,8 @@
/**
*
* @file xemacps_intr.c
* @addtogroup emacps_v2_0
* @{
*
* Functions in this file implement general purpose interrupt processing related
* functionality. See xemacps.h for a detailed description of the driver.
@ -218,3 +220,4 @@ void XEmacPs_IntrHandler(void *XEmacPsPtr)
}
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/emacps_v2_0/src/xemacps_sinit.c
View file

@ -34,6 +34,8 @@
/**
*
* @file xemacps_sinit.c
* @addtogroup emacps_v2_0
* @{
*
* This file contains lookup method by device ID when success, it returns
* pointer to config table to be used to initialize the device.
@ -91,3 +93,4 @@ XEmacPs_Config *XEmacPs_LookupConfig(u16 DeviceId)
return (CfgPtr);
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/gpiops_v2_1/src/xgpiops.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xgpiops.c
* @addtogroup gpiops_v2_1
* @{
*
* The XGpioPs driver. Functions in this file are the minimum required functions
* for this driver. See xgpiops.h for a detailed description of the driver.
@ -595,3 +597,4 @@ void XGpioPs_GetBankPin(u8 PinNumber, u8 *BankNumber, u8 *PinNumberInBank)
(XGpioPsPinTable[*BankNumber - 1] + 1);
}
}
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/gpiops_v2_1/src/xgpiops.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xgpiops.h
* @addtogroup gpiops_v2_1
* @{
* @details
*
* The Xilinx PS GPIO driver. This driver supports the Xilinx PS GPIO
* Controller.
@ -253,3 +256,4 @@ XGpioPs_Config *XGpioPs_LookupConfig(u16 DeviceId);
#endif
#endif /* end of protection macro */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/gpiops_v2_1/src/xgpiops_g.c
View file

@ -22,8 +22,8 @@
*
*THE SOFTWARE IS PROVIDED AS IS, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
*IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
*XILINX CONSORTIUM BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
*XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
*OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/gpiops_v2_1/src/xgpiops_hw.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xgpiops_hw.c
* @addtogroup gpiops_v2_1
* @{
*
* This file contains low level GPIO functions.
*
@ -160,3 +162,4 @@ void XGpioPs_ResetHw(u32 BaseAddress)
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/gpiops_v2_1/src/xgpiops_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xgpiops_hw.h
* @addtogroup gpiops_v2_1
* @{
*
* This header file contains the identifiers and basic driver functions (or
* macros) that can be used to access the device. Other driver functions
@ -148,3 +150,4 @@ void XGpioPs_ResetHw(u32 BaseAddress);
#endif /* __cplusplus */
#endif /* XGPIOPS_HW_H */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/gpiops_v2_1/src/xgpiops_intr.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xgpiops_intr.c
* @addtogroup gpiops_v2_1
* @{
*
* This file contains functions related to GPIO interrupt handling.
*
@ -730,3 +732,4 @@ void StubHandler(void *CallBackRef, int Bank, u32 Status)
Xil_AssertVoidAlways();
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/gpiops_v2_1/src/xgpiops_selftest.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xgpiops_selftest.c
* @addtogroup gpiops_v2_1
* @{
*
* This file contains a diagnostic self-test function for the XGpioPs driver.
*
@ -129,3 +131,4 @@ int XGpioPs_SelfTest(XGpioPs *InstancePtr)
return Status;
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/gpiops_v2_1/src/xgpiops_sinit.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xgpiops_sinit.c
* @addtogroup gpiops_v2_1
* @{
*
* This file contains the implementation of the XGpioPs driver's static
* initialization functionality.
@ -95,3 +97,4 @@ XGpioPs_Config *XGpioPs_LookupConfig(u16 DeviceId)
return CfgPtr;
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/iicps_v2_1/src/xiicps.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xiicps.c
* @addtogroup iicps_v2_1
* @{
*
* Contains implementation of required functions for the XIicPs driver.
* See xiicps.h for detailed description of the device and driver.
@ -320,3 +322,4 @@ int TransmitFifoFill(XIicPs *InstancePtr)
return InstancePtr->SendByteCount;
}
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/iicps_v2_1/src/xiicps.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xiicps.h
* @addtogroup iicps_v2_1
* @{
* @details
*
* This is an implementation of IIC driver in the PS block. The device can
* be either a master or a slave on the IIC bus. This implementation supports
@ -399,3 +402,4 @@ u32 XIicPs_GetSClk(XIicPs *InstancePtr);
#endif /* end of protection macro */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/iicps_v2_1/src/xiicps_g.c
View file

@ -22,8 +22,8 @@
*
*THE SOFTWARE IS PROVIDED AS IS, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
*IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
*XILINX CONSORTIUM BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
*XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
*OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/iicps_v2_1/src/xiicps_hw.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xiicps_hw.c
* @addtogroup iicps_v2_1
* @{
*
* Contains implementation of required functions for providing the reset sequence
* to the i2c interface
@ -105,3 +107,4 @@ void XIicPs_ResetHw(u32 BaseAddress)
XIicPs_WriteReg(BaseAddress, XIICPS_CR_OFFSET, 0x0);
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/iicps_v2_1/src/xiicps_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xiicps_hw.h
* @addtogroup iicps_v2_1
* @{
*
* This header file contains the hardware definition for an IIC device.
* It includes register definitions and interface functions to read/write
@ -377,3 +379,4 @@ void XIicPs_ResetHw(u32 BaseAddr);
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/iicps_v2_1/src/xiicps_intr.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xiicps_intr.c
* @addtogroup iicps_v2_1
* @{
*
* Contains functions of the XIicPs driver for interrupt-driven transfers.
* See xiicps.h for a detailed description of the device and driver.
@ -95,3 +97,4 @@ void XIicPs_SetStatusHandler(XIicPs *InstancePtr, void *CallBackRef,
InstancePtr->StatusHandler = FuncPtr;
InstancePtr->CallBackRef = CallBackRef;
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/iicps_v2_1/src/xiicps_master.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xiicps_master.c
* @addtogroup iicps_v2_1
* @{
*
* Handles master mode transfers.
*
@ -874,3 +876,4 @@ static void MasterSendData(XIicPs *InstancePtr)
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/iicps_v2_1/src/xiicps_options.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xiicps_options.c
* @addtogroup iicps_v2_1
* @{
*
* Contains functions for the configuration of the XIccPs driver.
*
@ -484,3 +486,4 @@ u32 XIicPs_GetSClk(XIicPs *InstancePtr)
return ActualFscl;
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/iicps_v2_1/src/xiicps_selftest.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xiicps_selftest.c
* @addtogroup iicps_v2_1
* @{
*
* This component contains the implementation of selftest functions for the
* XIicPs driver component.
@ -129,3 +131,4 @@ int XIicPs_SelfTest(XIicPs *InstancePtr)
return XST_SUCCESS;
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/iicps_v2_1/src/xiicps_sinit.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xiicps_sinit.c
* @addtogroup iicps_v2_1
* @{
*
* The implementation of the XIicPs component's static initialization
* functionality.
@ -96,3 +98,4 @@ XIicPs_Config *XIicPs_LookupConfig(u16 DeviceId)
return CfgPtr;
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/iicps_v2_1/src/xiicps_slave.c
View file

@ -32,6 +32,8 @@
/*****************************************************************************/
/**
* @file xiicps_slave.c
* @addtogroup iicps_v2_1
* @{
*
* Handles slave transfers
*
@ -574,3 +576,4 @@ static int SlaveRecvData(XIicPs *InstancePtr)
return InstancePtr->RecvByteCount;
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/qspips_v3_0/src/xqspips.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xqspips.c
* @addtogroup qspips_v3_0
* @{
*
* Contains implements the interface functions of the XQspiPs driver.
* See xqspips.h for a detailed description of the device and driver.
@ -1547,3 +1549,4 @@ static void XQspiPs_GetReadData(XQspiPs *InstancePtr, u32 Data, u8 Size)
InstancePtr->RequestedBytes = 0;
}
}
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/qspips_v3_0/src/xqspips.h
View file

@ -33,6 +33,9 @@
/**
*
* @file xqspips.h
* @addtogroup qspips_v3_0
* @{
* @details
*
* This file contains the implementation of the XQspiPs driver. It supports only
* master mode. User documentation for the driver functions is contained in this
@ -779,3 +782,4 @@ void XQspiPs_GetDelays(XQspiPs *InstancePtr, u8 *DelayNss, u8 *DelayBtwn,
#endif /* end of protection macro */
/** @} */

4
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/qspips_v3_0/src/xqspips_g.c
View file

@ -22,8 +22,8 @@
*
*THE SOFTWARE IS PROVIDED AS IS, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
*IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
*XILINX CONSORTIUM BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
*XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
*OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/qspips_v3_0/src/xqspips_hw.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xqspips_hw.c
* @addtogroup qspips_v3_0
* @{
*
* Contains low level functions, primarily reset related.
*
@ -217,3 +219,4 @@ void XQspiPs_LinearInit(u32 BaseAddress)
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/qspips_v3_0/src/xqspips_hw.h
View file

@ -33,6 +33,8 @@
/**
*
* @file xqspips_hw.h
* @addtogroup qspips_v3_0
* @{
*
* This header file contains the identifiers and basic HW access driver
* functions (or macros) that can be used to access the device. Other driver
@ -370,3 +372,4 @@ void XQspiPs_LinearInit(u32 BaseAddress);
#endif
#endif /* end of protection macro */
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/qspips_v3_0/src/xqspips_options.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xqspips_options.c
* @addtogroup qspips_v3_0
* @{
*
* Contains functions for the configuration of the XQspiPs driver component.
*
@ -423,3 +425,4 @@ void XQspiPs_GetDelays(XQspiPs *InstancePtr, u8 *DelayNss, u8 *DelayBtwn,
*DelayNss = (u8)((DelayRegister & XQSPIPS_DR_NSS_MASK) >>
XQSPIPS_DR_NSS_SHIFT);
}
/** @} */

3
FreeRTOS/Demo/CORTEX_A9_Zynq_ZC702/RTOSDemo_bsp/ps7_cortexa9_0/libsrc/qspips_v3_0/src/xqspips_selftest.c
View file

@ -33,6 +33,8 @@
/**
*
* @file xqspips_selftest.c
* @addtogroup qspips_v3_0
* @{
*
* This file contains the implementation of selftest function for the QSPI
* device.
@ -148,3 +150,4 @@ int XQspiPs_SelfTest(XQspiPs *InstancePtr)
return XST_SUCCESS;
}
/** @} */

Some files were not shown because too many files have changed in this diff Show more