len0rd/FreeRTOS-Kernel
1
0
Fork 0
mirror of https://github.com/FreeRTOS/FreeRTOS-Kernel.git synced 2025-08-29 22:48:37 -04:00
Code Issues Projects Releases Packages Wiki Activity

Tidy up the MicoBlaze port layer - still a work in progress.

Browse source
This commit is contained in:
Richard Barry 2011-06-11 12:00:52 +00:00
parent 3e07dd4a03
commit 4c80a9948e
4 changed files with 89 additions and 63 deletions
Download patch file Download diff file Expand all files Collapse all files

16
Demo/MicroBlaze_Spartan-6_EthernetLite/SDKProjects/RTOSDemoSource/main-blinky.c
View file

@ -428,7 +428,8 @@ void vApplicationSetupTimerInterrupt( void )
{
portBASE_TYPE xStatus;
const unsigned char ucTimerCounterNumber = ( unsigned char ) 0U;
const unsigned long ulCounterValue = ( ( XPAR_AXI_TIMER_0_CLOCK_FREQ_HZ / configTICK_RATE_HZ ) - 1UL );
//const unsigned long ulCounterValue = ( ( XPAR_AXI_TIMER_0_CLOCK_FREQ_HZ / configTICK_RATE_HZ ) - 1UL );
const unsigned long ulCounterValue = ( ( ( XPAR_AXI_TIMER_0_CLOCK_FREQ_HZ / configTICK_RATE_HZ ) - 1UL ) ) * 2UL; //_RB_ there is a clock set up incorrectly somwehre, the *2 should not be required. */
extern void vTickISR( void *pvUnused );
/* Initialise the timer/counter. */
@ -475,4 +476,17 @@ unsigned long ulCSR;
ulCSR = XTmrCtr_GetControlStatusReg( XPAR_AXI_TIMER_0_BASEADDR, 0 );
XTmrCtr_SetControlStatusReg( XPAR_AXI_TIMER_0_BASEADDR, 0, ulCSR );
}
/*-----------------------------------------------------------*/
void vAssertCalled( char *pcFile, long lLine )
{
volatile unsigned long ul = 1;
taskDISABLE_INTERRUPTS();
while( ul == 1 )
{
/* Just for somewhere to put a breakpoint. */
portNOP();
}
taskENABLE_INTERRUPTS();
}