len0rd/FreeRTOS-Kernel
1
0
Fork 0
mirror of https://github.com/FreeRTOS/FreeRTOS-Kernel.git synced 2025-09-02 12:24:07 -04:00
Code Issues Projects Releases Packages Wiki Activity

UpdUpdate IAR projects to use Embedded Workbench V5.11.

Browse source
This commit is contained in:
Richard Barry 2008-01-23 08:35:47 +00:00
parent dfb8e7003b
commit 474cb76864
104 changed files with 10988 additions and 22710 deletions
Download patch file Download diff file Expand all files Collapse all files

3
Demo/CORTEX_LM3S316_IAR/hw_include/pdc.c
View file

@ -78,7 +78,8 @@ PDCInit(void)
//
// Configure the SSI port.
//
SSIConfig(SSI_BASE, SSI_FRF_MOTO_MODE_0, SSI_MODE_MASTER, 1000000, 8);
SSIConfigSetExpClk(SSI_BASE, SysCtlClockGet(), SSI_FRF_MOTO_MODE_0,
SSI_MODE_MASTER, 1000000, 8);
SSIEnable(SSI_BASE);
//

4
Demo/CORTEX_LM3S316_IAR/hw_include/ssi.h
View file

@ -80,6 +80,10 @@ extern void SSIIntEnable(unsigned long ulBase, unsigned long ulIntFlags);
extern void SSIIntRegister(unsigned long ulBase, void(*pfnHandler)(void));
extern unsigned long SSIIntStatus(unsigned long ulBase, tBoolean bMasked);
extern void SSIIntUnregister(unsigned long ulBase);
extern void SSIConfigSetExpClk(unsigned long ulBase, unsigned long ulSSIClk,
unsigned long ulProtocol, unsigned long ulMode,
unsigned long ulBitRate,
unsigned long ulDataWidth);
#ifdef __cplusplus
}

111
Demo/CORTEX_LM3S316_IAR/hw_include/startup.c
View file

@ -37,7 +37,6 @@
// Forward declaration of the default fault handlers.
//
//*****************************************************************************
void ResetISR(void);
static void NmiSR(void);
static void FaultISR(void);
static void IntDefaultHandler(void);
@ -56,7 +55,7 @@ extern void vUART_ISR( void );
// The entry point for the application.
//
//*****************************************************************************
extern void main(void);
extern void __iar_program_start(void);
//*****************************************************************************
//
@ -66,57 +65,7 @@ extern void main(void);
#ifndef STACK_SIZE
#define STACK_SIZE 50
#endif
static unsigned long pulStack[STACK_SIZE] = {
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb,
0xbbbbbbbb };
static unsigned long pulStack[STACK_SIZE] @ ".noinit";
//*****************************************************************************
//
// A union that describes the entries of the vector table. The union is needed
@ -138,11 +87,11 @@ uVectorEntry;
// 0x0000.0000.
//
//*****************************************************************************
__root const uVectorEntry g_pfnVectors[] @ "INTVEC" =
__root const uVectorEntry __vector_table[] @ ".intvec" =
{
{ .ulPtr = (unsigned long)pulStack + sizeof(pulStack) },
// The initial stack pointer
ResetISR, // The reset handler
__iar_program_start, // The reset handler
NmiSR, // The NMI handler
FaultISR, // The hard fault handler
IntDefaultHandler, // The MPU fault handler
@ -189,58 +138,6 @@ __root const uVectorEntry g_pfnVectors[] @ "INTVEC" =
IntDefaultHandler // FLASH Control
};
//*****************************************************************************
//
// The following are constructs created by the linker, indicating where the
// the "data" and "bss" segments reside in memory. The initializers for the
// for the "data" segment resides immediately following the "text" segment.
//
//*****************************************************************************
#pragma segment="DATA_ID"
#pragma segment="DATA_I"
#pragma segment="DATA_Z"
//*****************************************************************************
//
// This is the code that gets called when the processor first starts execution
// following a reset event. Only the absolutely necessary set is performed,
// after which the application supplied entry() routine is called. Any fancy
// actions (such as making decisions based on the reset cause register, and
// resetting the bits in that register) are left solely in the hands of the
// application.
//
//*****************************************************************************
void
ResetISR(void)
{
unsigned long *pulSrc, *pulDest, *pulEnd;
//
// Copy the data segment initializers from flash to SRAM.
//
pulSrc = __segment_begin("DATA_ID");
pulDest = __segment_begin("DATA_I");
pulEnd = __segment_end("DATA_I");
while(pulDest < pulEnd)
{
*pulDest++ = *pulSrc++;
}
//
// Zero fill the bss segment.
//
pulDest = __segment_begin("DATA_Z");
pulEnd = __segment_end("DATA_Z");
while(pulDest < pulEnd)
{
*pulDest++ = 0;
}
//
// Call the application's entry point.
//
main();
}
//*****************************************************************************
//

2
Demo/CORTEX_LM3S316_IAR/hw_include/uart.h
View file

@ -94,6 +94,8 @@ extern void UARTIntEnable(unsigned long ulBase, unsigned long ulIntFlags);
extern void UARTIntDisable(unsigned long ulBase, unsigned long ulIntFlags);
extern unsigned long UARTIntStatus(unsigned long ulBase, tBoolean bMasked);
extern void UARTIntClear(unsigned long ulBase, unsigned long ulIntFlags);
extern void UARTConfigSetExpClk(unsigned long ulBase, unsigned long ulUARTClk,
unsigned long ulBaud, unsigned long ulConfig);
#ifdef __cplusplus
}