mirror of
https://github.com/FreeRTOS/FreeRTOS-Kernel.git
synced 2025-09-03 21:03:51 -04:00
Add PIC24, dsPIC and Coldfire files.
This commit is contained in:
parent
5561c55286
commit
3878b82c9b
218 changed files with 54714 additions and 0 deletions
42
Demo/lwIP_MCF5235_GCC/include/arch/mcf523x/mcf523x_rcm.h
Normal file
42
Demo/lwIP_MCF5235_GCC/include/arch/mcf523x/mcf523x_rcm.h
Normal file
|
@ -0,0 +1,42 @@
|
|||
/*
|
||||
* These files are taken from the MCF523X source code example package
|
||||
* which is available on the Freescale website. Freescale explicitly
|
||||
* grants the redistribution and modification of these source files.
|
||||
* The complete licensing information is available in the file
|
||||
* LICENSE_FREESCALE.TXT.
|
||||
*
|
||||
* File: mcf523x_rcm.h
|
||||
* Purpose: Register and bit definitions for the MCF523X
|
||||
*
|
||||
* Notes:
|
||||
*
|
||||
*/
|
||||
|
||||
#ifndef __MCF523X_RCM_H__
|
||||
#define __MCF523X_RCM_H__
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* Reset Configuration Module (RCM)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_RCM_RCR (*(vuint8 *)(void*)(&__IPSBAR[0x110000]))
|
||||
#define MCF_RCM_RSR (*(vuint8 *)(void*)(&__IPSBAR[0x110001]))
|
||||
|
||||
/* Bit definitions and macros for MCF_RCM_RCR */
|
||||
#define MCF_RCM_RCR_FRCRSTOUT (0x40)
|
||||
#define MCF_RCM_RCR_SOFTRST (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_RCM_RSR */
|
||||
#define MCF_RCM_RSR_LOL (0x01)
|
||||
#define MCF_RCM_RSR_LOC (0x02)
|
||||
#define MCF_RCM_RSR_EXT (0x04)
|
||||
#define MCF_RCM_RSR_POR (0x08)
|
||||
#define MCF_RCM_RSR_WDR (0x10)
|
||||
#define MCF_RCM_RSR_SOFT (0x20)
|
||||
|
||||
/********************************************************************/
|
||||
|
||||
#endif /* __MCF523X_RCM_H__ */
|
Loading…
Add table
Add a link
Reference in a new issue